linux-kernel - R: [PATCH 08/12] devicetree: bindings: pci: add phy-tx0-term-offset to qcom,pcie

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <013b01d6081e$74e3b710$5eab2530$@gmail.com>
Date:   Wed, 1 Apr 2020 14:09:54 +0200
From:   <ansuelsmth@...il.com>
To:     "'Rob Herring'" <robh@...nel.org>
Cc:     "'Stanimir Varbanov'" <svarbanov@...sol.com>,
        "'Andy Gross'" <agross@...nel.org>,
        "'Bjorn Andersson'" <bjorn.andersson@...aro.org>,
        "'Bjorn Helgaas'" <bhelgaas@...gle.com>,
        "'Mark Rutland'" <mark.rutland@....com>,
        "'Lorenzo Pieralisi'" <lorenzo.pieralisi@....com>,
        "'Andrew Murray'" <amurray@...goodpenguin.co.uk>,
        "'Philipp Zabel'" <p.zabel@...gutronix.de>,
        <linux-arm-msm@...r.kernel.org>, <linux-pci@...r.kernel.org>,
        <devicetree@...r.kernel.org>, <linux-kernel@...r.kernel.org>
Subject: R: [PATCH 08/12] devicetree: bindings: pci: add phy-tx0-term-offset to qcom,pcie



> -----Messaggio originale-----
> Da: Rob Herring <robh@...nel.org>
> Inviato: martedì 31 marzo 2020 19:33
> A: Ansuel Smith <ansuelsmth@...il.com>
> Cc: Stanimir Varbanov <svarbanov@...sol.com>; Andy Gross
> <agross@...nel.org>; Bjorn Andersson <bjorn.andersson@...aro.org>;
> Bjorn Helgaas <bhelgaas@...gle.com>; Mark Rutland
> <mark.rutland@....com>; Lorenzo Pieralisi <lorenzo.pieralisi@....com>;
> Andrew Murray <amurray@...goodpenguin.co.uk>; Philipp Zabel
> <p.zabel@...gutronix.de>; linux-arm-msm@...r.kernel.org; linux-
> pci@...r.kernel.org; devicetree@...r.kernel.org; linux-
> kernel@...r.kernel.org
> Oggetto: Re: [PATCH 08/12] devicetree: bindings: pci: add phy-tx0-term-
> offset to qcom,pcie
> 
> On Fri, Mar 20, 2020 at 07:34:50PM +0100, Ansuel Smith wrote:
> > Document phy-tx0-term-offset propriety to qcom pcie driver
> 
> propriety?
> 
> >
> > Signed-off-by: Ansuel Smith <ansuelsmth@...il.com>
> > ---
> >  Documentation/devicetree/bindings/pci/qcom,pcie.txt | 7 +++++++
> >  1 file changed, 7 insertions(+)
> >
> > diff --git a/Documentation/devicetree/bindings/pci/qcom,pcie.txt
> b/Documentation/devicetree/bindings/pci/qcom,pcie.txt
> > index 6efcef040741..8c1d014f37b0 100644
> > --- a/Documentation/devicetree/bindings/pci/qcom,pcie.txt
> > +++ b/Documentation/devicetree/bindings/pci/qcom,pcie.txt
> > @@ -254,6 +254,12 @@
> >  			- "perst-gpios"	PCIe endpoint reset signal line
> >  			- "wake-gpios"	PCIe endpoint wake signal line
> >
> > +- phy-tx0-term-offset:
> 
> Needs a vendor prefix.
> 

So I should change to qcom,phy-tx0-term-offset  right?

> > +	Usage: optional
> > +	Value type: <u32>
> > +	Definition: If not defined is 0. In ipq806x is set to 7. In newer
> > +				revision (v2.0) the offset is zero.
> > +
> >  * Example for ipq/apq8064
> >  	pcie@...00000 {
> >  		compatible = "qcom,pcie-apq8064", "qcom,pcie-ipq8064",
> "snps,dw-pcie";
> > @@ -293,6 +299,7 @@
> >  		reset-names = "axi", "ahb", "por", "pci", "phy", "ext";
> >  		pinctrl-0 = <&pcie_pins_default>;
> >  		pinctrl-names = "default";
> > +		phy-tx0-term-offset = <7>;
> >  	};
> >
> >  * Example for apq8084
> > --
> > 2.25.1
> >