linux-kernel - Re: [PATCH v1 2/2] mtd: rawnand: Add NAND controller support on Intel LGM SoC

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <CAK8P3a1rYDfTW60eY3RiiSOeT9EsNxw2rxMuQ9UjaS+JDiHy3Q@mail.gmail.com>
Date:   Thu, 16 Apr 2020 15:20:15 +0200
From:   Arnd Bergmann <arnd@...db.de>
To:     Boris Brezillon <boris.brezillon@...labora.com>
Cc:     Andy Shevchenko <andy.shevchenko@...il.com>,
        "Ramuthevar, Vadivel MuruganX" 
        <vadivel.muruganx.ramuthevar@...ux.intel.com>,
        Martin Blumenstingl <martin.blumenstingl@...glemail.com>,
        Anders Roxell <anders.roxell@...aro.org>,
        Andriy Shevchenko <andriy.shevchenko@...el.com>,
        Brendan Higgins <brendanhiggins@...gle.com>,
        cheol.yong.kim@...el.com, devicetree <devicetree@...r.kernel.org>,
        Linux Kernel Mailing List <linux-kernel@...r.kernel.org>,
        "open list:MEMORY TECHNOLOGY..." <linux-mtd@...ts.infradead.org>,
        masonccyang@...c.com.tw, Miquel Raynal <miquel.raynal@...tlin.com>,
        Piotr Sroka <piotrs@...ence.com>, qi-ming.wu@...el.com,
        Richard Weinberger <richard@....at>,
        Rob Herring <robh+dt@...nel.org>, Vignesh R <vigneshr@...com>,
        Songjun Wu <songjun.wu@...ux.intel.com>,
        hua.ma@...ux.intel.com, yixin.zhu@...ux.intel.com,
        chuanhua.lei@...ux.intel.com, Hauke Mehrtens <hauke@...ke-m.de>,
        John Crispin <john@...ozen.org>
Subject: Re: [PATCH v1 2/2] mtd: rawnand: Add NAND controller support on Intel
 LGM SoC

On Thu, Apr 16, 2020 at 2:40 PM Boris Brezillon
<boris.brezillon@...labora.com> wrote:
> On Thu, 16 Apr 2020 15:26:51 +0300
> Andy Shevchenko <andy.shevchenko@...il.com> wrote:
> > On Thu, Apr 16, 2020 at 3:03 PM Boris Brezillon
> > <boris.brezillon@...labora.com> wrote:
> > > On Thu, 16 Apr 2020 19:38:03 +0800
> > > Note that the NAND subsystem is full of unmaintained legacy drivers, so
> > > every time we see someone who could help us get rid or update one of
> > > them we have to take this opportunity.
> >
> > Don't we rather insist to have a MAINTAINERS record for new code to
> > avoid (or delay at least) the fate of the legacy drivers?
> >
>
> Well, that's what we do for new drivers, but the xway driver has been
> added in 2012 and the policy was not enforced at that time. BTW, that
> goes for most of the legacy drivers in have in the NAND subsystems
> (some of them even predate the git era).
>
> To be clear, I just checked and there's no official maintainer for this
> driver. Best option would be to Cc the original author and contributors
> who proposed functional changes to the code, as well as the MIPS
> maintainers (Xway is a MIPS platform).

A lot of the pre-acquisition code for lantiq was contributed by Hauke
Mehrtens and John Crispin. There was an intermediate generation of
MIPS SoCs with patches posted for review  by Intel in 2018 (presumably
by the same organizatiob), but those were never resubmitted after v2
and never merged:

https://lore.kernel.org/linux-mips/20180803030237.3366-1-songjun.wu@linux.intel.com/

        Arnd