[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <878siumnrf.fsf@nanos.tec.linutronix.de>
Date: Fri, 17 Apr 2020 12:04:36 +0200
From: Thomas Gleixner <tglx@...utronix.de>
To: Tony Luck <tony.luck@...el.com>
Cc: Tony Luck <tony.luck@...el.com>, Ingo Molnar <mingo@...nel.org>,
Fenghua Yu <fenghua.yu@...el.com>,
Borislav Petkov <bp@...en8.de>, H Peter Anvin <hpa@...or.com>,
Ashok Raj <ashok.raj@...el.com>,
Ravi V Shankar <ravi.v.shankar@...el.com>,
Sean Christopherson <sean.j.christopherson@...el.com>,
Andy Lutomirski <luto@...nel.org>,
linux-kernel@...r.kernel.org, x86@...nel.org
Subject: Re: [PATCH 2/3] x86/split_lock: Bits in IA32_CORE_CAPABILITIES are not architectural
Tony Luck <tony.luck@...el.com> writes:
> + m = x86_match_cpu(split_lock_cpu_ids);
> + if (!m)
> + return;
> +
> + if (m->driver_data && cpu_has(c, X86_FEATURE_CORE_CAPABILITIES))
> {
This condition results in the following:
driver_data MSR_CORE_CAPS MSR_CORE_CAPS_SLD SLD available
1 0 Don't care Don't care Y
2 1 N Don't care Y
3 1 Y Y Y
4 1 Y N N
#2 does not make any sense to me.
Thanks,
tglx
Powered by blists - more mailing lists