lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Sat, 25 Apr 2020 22:26:59 +0200 From: Martin Blumenstingl <martin.blumenstingl@...glemail.com> To: ulf.hansson@...aro.org Cc: linux-amlogic@...ts.infradead.org, linux-mmc@...r.kernel.org, devicetree@...r.kernel.org, robh+dt@...nel.org, jianxin.pan@...ogic.com, mark.rutland@....com, linux-kernel@...r.kernel.org, linux-arm-kernel@...ts.infradead.org, lnykww@...il.com, yinxin_1989@...yun.com, jbrunet@...libre.com Subject: Re: [PATCH v5 0/3] Amlogic 32-bit Meson SoC SDHC MMC controller driver Hi Ulf, On Sat, Mar 28, 2020 at 1:33 AM Martin Blumenstingl <martin.blumenstingl@...glemail.com> wrote: [...] > Martin Blumenstingl (3): > dt-bindings: mmc: Document the Amlogic Meson SDHC MMC host controller > clk: meson: add a driver for the Meson8/8b/8m2 SDHC clock controller > mmc: host: meson-mx-sdhc: new driver for the Amlogic Meson SDHC host I have Rob's reviewed-by for the dt-bindings patch and three tested-by's for the MMC driver in patch #3 (which means that patch #2 was implicitly tested as well) I tried to answer all your previous questions where possible, but for some of your questions I simply don't have an answer. is there anything from your side which is holding this driver back from being merged? +Cc Jerome, because he is the maintainer of the Amlogic clock controller drivers - where this series adds another one, so we need to coordinate where patches go. Thank you! Martin
Powered by blists - more mailing lists