lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Tue, 5 May 2020 14:25:26 -0700 From: Doug Anderson <dianders@...omium.org> To: Sam Ravnborg <sam@...nborg.org> Cc: Laurent Pinchart <laurent.pinchart@...asonboard.com>, Rob Clark <robdclark@...omium.org>, Jernej Skrabec <jernej.skrabec@...l.net>, Neil Armstrong <narmstrong@...libre.com>, David Airlie <airlied@...ux.ie>, linux-arm-msm <linux-arm-msm@...r.kernel.org>, Jonas Karlman <jonas@...boo.se>, LKML <linux-kernel@...r.kernel.org>, dri-devel <dri-devel@...ts.freedesktop.org>, Andrzej Hajda <a.hajda@...sung.com>, Sean Paul <seanpaul@...omium.org> Subject: Re: [PATCH] drm/bridge: ti-sn65dsi86: Implement lane reordering + polarity Hi, On Tue, May 5, 2020 at 2:21 PM Sam Ravnborg <sam@...nborg.org> wrote: > > Hi Dough. > > > > > > > If we don't want to test that, I would at least document it in the DT > > > bindings. It will be a good occasion to switch the bindings to YAML ;-) > > > > Interesting that you bring this up. Conversion to yaml is sitting > > waiting to land (or additional review comments): > > > > https://lore.kernel.org/r/20200430124442.v4.4.Ifcdc4ecb12742a27862744ee1e8753cb95a38a7f@changeid/ > > Whole series is on my TODO list. > But it needs a few hours so do not expect anything until the weekend. No problem. I know how hard it is to find time for big chunks like this. I'll hope for something next week. :-) -Doug
Powered by blists - more mailing lists