lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <20200608124425.GK2428291@smile.fi.intel.com>
Date:   Mon, 8 Jun 2020 15:44:25 +0300
From:   "Shevchenko, Andriy" <andriy.shevchenko@...el.com>
To:     "Wan Mohamad, Wan Ahmad Zainie" 
        <wan.ahmad.zainie.wan.mohamad@...el.com>
Cc:     "kishon@...com" <kishon@...com>,
        "vkoul@...nel.org" <vkoul@...nel.org>,
        "robh+dt@...nel.org" <robh+dt@...nel.org>,
        "linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
        "devicetree@...r.kernel.org" <devicetree@...r.kernel.org>,
        "Hunter, Adrian" <adrian.hunter@...el.com>
Subject: Re: [PATCH v3 2/2] phy: intel: Add Keem Bay eMMC PHY support

On Mon, Jun 08, 2020 at 01:37:25PM +0300, Wan Mohamad, Wan Ahmad Zainie wrote:
> > -----Original Message-----
> > From: Shevchenko, Andriy <andriy.shevchenko@...el.com>
> > On Mon, Jun 08, 2020 at 04:15:01PM +0800, Wan Ahmad Zainie wrote:

...

> > > +return PTR_ERR(priv->emmcclk);
> > > +}
> > > +
> > > +return 0;
> >
> > return PTR_ERR_OR_ZERO(...);
> 
> To clarify, I should replace the block above with,
> return PTR_ERR_OR_ZERO(priv->emmcclk);

I left the context.

-- 
With Best Regards,
Andy Shevchenko


Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ