| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <1592301485.30613.7.camel@mtkswgap22>
Date: Tue, 16 Jun 2020 17:58:05 +0800
From: Wen Su <Wen.Su@...iatek.com>
To: Lee Jones <lee.jones@...aro.org>, Mark Brown <broonie@...nel.org>
CC: Rob Herring <robh+dt@...nel.org>, Mark Brown <broonie@...nel.org>,
Matthias Brugger <matthias.bgg@...il.com>,
"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
"linux-mediatek@...ts.infradead.org"
<linux-mediatek@...ts.infradead.org>,
"devicetree@...r.kernel.org" <devicetree@...r.kernel.org>,
Liam Girdwood <lgirdwood@...il.com>,
"Mark Rutland" <mark.rutland@....com>,
"linux-arm-kernel@...ts.infradead.org"
<linux-arm-kernel@...ts.infradead.org>,
wsd_upstream <wsd_upstream@...iatek.com>, <wen.su@...iatek.com>
Subject: Re: [RESEND v2 2/4] mfd: Add for PMIC MT6359 registers definition
Dear Reviewers,
I am sorry to bother you. How should I proceed for this patch set ?
Since the regulator driver were applied and dropped because of the MFD
header file dependency on this patch.
Will this mfd registers definition patch and regulator driver patch be
applied ? Please advice.
Thanks
On Fri, 2020-02-21 at 10:39 +0800, Wen Su wrote:
> From: "Wen Su" <wen.su@...iatek.com>
>
> This adds MediaTek PMIC MT6359 registers definition for the
> following sub modules:
>
> - Regulator
> - RTC
> - Interrupt
>
> Signed-off-by: Wen Su <wen.su@...iatek.com>
> Acked-for-MFD-by: Lee Jones <lee.jones@...aro.org>
> ---
> include/linux/mfd/mt6359/registers.h | 531 +++++++++++++++++++++++++++++++++++
> 1 file changed, 531 insertions(+)
> create mode 100644 include/linux/mfd/mt6359/registers.h
>
> diff --git a/include/linux/mfd/mt6359/registers.h b/include/linux/mfd/mt6359/registers.h
> new file mode 100644
> index 0000000..32f627e
> --- /dev/null
> +++ b/include/linux/mfd/mt6359/registers.h
> @@ -0,0 +1,531 @@
> +/* SPDX-License-Identifier: GPL-2.0 */
> +/*
> + * Copyright (c) 2019 MediaTek Inc.
> + */
> +
> +#ifndef __MFD_MT6359_REGISTERS_H__
> +#define __MFD_MT6359_REGISTERS_H__
> +
> +/* PMIC Registers */
> +#define MT6359_SWCID 0xa
> +#define MT6359_MISC_TOP_INT_CON0 0x188
> +#define MT6359_MISC_TOP_INT_STATUS0 0x194
> +#define MT6359_TOP_INT_STATUS0 0x19e
> +#define MT6359_SCK_TOP_INT_CON0 0x528
> +#define MT6359_SCK_TOP_INT_STATUS0 0x534
> +#define MT6359_EOSC_CALI_CON0 0x53a
> +#define MT6359_EOSC_CALI_CON1 0x53c
> +#define MT6359_RTC_MIX_CON0 0x53e
> +#define MT6359_RTC_MIX_CON1 0x540
> +#define MT6359_RTC_MIX_CON2 0x542
> +#define MT6359_RTC_DSN_ID 0x580
> +#define MT6359_RTC_DSN_REV0 0x582
> +#define MT6359_RTC_DBI 0x584
> +#define MT6359_RTC_DXI 0x586
> +#define MT6359_RTC_BBPU 0x588
> +#define MT6359_RTC_IRQ_STA 0x58a
> +#define MT6359_RTC_IRQ_EN 0x58c
> +#define MT6359_RTC_CII_EN 0x58e
> +#define MT6359_RTC_AL_MASK 0x590
> +#define MT6359_RTC_TC_SEC 0x592
> +#define MT6359_RTC_TC_MIN 0x594
> +#define MT6359_RTC_TC_HOU 0x596
> +#define MT6359_RTC_TC_DOM 0x598
> +#define MT6359_RTC_TC_DOW 0x59a
> +#define MT6359_RTC_TC_MTH 0x59c
> +#define MT6359_RTC_TC_YEA 0x59e
> +#define MT6359_RTC_AL_SEC 0x5a0
> +#define MT6359_RTC_AL_MIN 0x5a2
> +#define MT6359_RTC_AL_HOU 0x5a4
> +#define MT6359_RTC_AL_DOM 0x5a6
> +#define MT6359_RTC_AL_DOW 0x5a8
> +#define MT6359_RTC_AL_MTH 0x5aa
> +#define MT6359_RTC_AL_YEA 0x5ac
> +#define MT6359_RTC_OSC32CON 0x5ae
> +#define MT6359_RTC_POWERKEY1 0x5b0
> +#define MT6359_RTC_POWERKEY2 0x5b2
> +#define MT6359_RTC_PDN1 0x5b4
> +#define MT6359_RTC_PDN2 0x5b6
> +#define MT6359_RTC_SPAR0 0x5b8
> +#define MT6359_RTC_SPAR1 0x5ba
> +#define MT6359_RTC_PROT 0x5bc
> +#define MT6359_RTC_DIFF 0x5be
> +#define MT6359_RTC_CALI 0x5c0
> +#define MT6359_RTC_WRTGR 0x5c2
> +#define MT6359_RTC_CON 0x5c4
> +#define MT6359_RTC_SEC_CTRL 0x5c6
> +#define MT6359_RTC_INT_CNT 0x5c8
> +#define MT6359_RTC_SEC_DAT0 0x5ca
> +#define MT6359_RTC_SEC_DAT1 0x5cc
> +#define MT6359_RTC_SEC_DAT2 0x5ce
> +#define MT6359_RTC_SEC_DSN_ID 0x600
> +#define MT6359_RTC_SEC_DSN_REV0 0x602
> +#define MT6359_RTC_SEC_DBI 0x604
> +#define MT6359_RTC_SEC_DXI 0x606
> +#define MT6359_RTC_TC_SEC_SEC 0x608
> +#define MT6359_RTC_TC_MIN_SEC 0x60a
> +#define MT6359_RTC_TC_HOU_SEC 0x60c
> +#define MT6359_RTC_TC_DOM_SEC 0x60e
> +#define MT6359_RTC_TC_DOW_SEC 0x610
> +#define MT6359_RTC_TC_MTH_SEC 0x612
> +#define MT6359_RTC_TC_YEA_SEC 0x614
> +#define MT6359_RTC_SEC_CK_PDN 0x616
> +#define MT6359_RTC_SEC_WRTGR 0x618
> +#define MT6359_PSC_TOP_INT_CON0 0x910
> +#define MT6359_PSC_TOP_INT_STATUS0 0x91c
> +#define MT6359_BM_TOP_INT_CON0 0xc32
> +#define MT6359_BM_TOP_INT_CON1 0xc38
> +#define MT6359_BM_TOP_INT_STATUS0 0xc4a
> +#define MT6359_BM_TOP_INT_STATUS1 0xc4c
> +#define MT6359_HK_TOP_INT_CON0 0xf92
> +#define MT6359_HK_TOP_INT_STATUS0 0xf9e
> +#define MT6359_BUCK_TOP_INT_CON0 0x1418
> +#define MT6359_BUCK_TOP_INT_STATUS0 0x1424
> +#define MT6359_BUCK_VPU_CON0 0x1488
> +#define MT6359_BUCK_VPU_DBG0 0x14a6
> +#define MT6359_BUCK_VPU_DBG1 0x14a8
> +#define MT6359_BUCK_VPU_ELR0 0x14ac
> +#define MT6359_BUCK_VCORE_CON0 0x1508
> +#define MT6359_BUCK_VCORE_DBG0 0x1526
> +#define MT6359_BUCK_VCORE_DBG1 0x1528
> +#define MT6359_BUCK_VCORE_SSHUB_CON0 0x152a
> +#define MT6359_BUCK_VCORE_ELR0 0x1534
> +#define MT6359_BUCK_VGPU11_CON0 0x1588
> +#define MT6359_BUCK_VGPU11_DBG0 0x15a6
> +#define MT6359_BUCK_VGPU11_DBG1 0x15a8
> +#define MT6359_BUCK_VGPU11_ELR0 0x15ac
> +#define MT6359_BUCK_VMODEM_CON0 0x1688
> +#define MT6359_BUCK_VMODEM_DBG0 0x16a6
> +#define MT6359_BUCK_VMODEM_DBG1 0x16a8
> +#define MT6359_BUCK_VMODEM_ELR0 0x16ae
> +#define MT6359_BUCK_VPROC1_CON0 0x1708
> +#define MT6359_BUCK_VPROC1_DBG0 0x1726
> +#define MT6359_BUCK_VPROC1_DBG1 0x1728
> +#define MT6359_BUCK_VPROC1_ELR0 0x172e
> +#define MT6359_BUCK_VPROC2_CON0 0x1788
> +#define MT6359_BUCK_VPROC2_DBG0 0x17a6
> +#define MT6359_BUCK_VPROC2_DBG1 0x17a8
> +#define MT6359_BUCK_VPROC2_ELR0 0x17b2
> +#define MT6359_BUCK_VS1_CON0 0x1808
> +#define MT6359_BUCK_VS1_DBG0 0x1826
> +#define MT6359_BUCK_VS1_DBG1 0x1828
> +#define MT6359_BUCK_VS1_ELR0 0x1834
> +#define MT6359_BUCK_VS2_CON0 0x1888
> +#define MT6359_BUCK_VS2_DBG0 0x18a6
> +#define MT6359_BUCK_VS2_DBG1 0x18a8
> +#define MT6359_BUCK_VS2_ELR0 0x18b4
> +#define MT6359_BUCK_VPA_CON0 0x1908
> +#define MT6359_BUCK_VPA_CON1 0x190e
> +#define MT6359_BUCK_VPA_CFG0 0x1910
> +#define MT6359_BUCK_VPA_CFG1 0x1912
> +#define MT6359_BUCK_VPA_DBG0 0x1914
> +#define MT6359_BUCK_VPA_DBG1 0x1916
> +#define MT6359_VGPUVCORE_ANA_CON2 0x198e
> +#define MT6359_VGPUVCORE_ANA_CON13 0x19a4
> +#define MT6359_VPROC1_ANA_CON3 0x19b2
> +#define MT6359_VPROC2_ANA_CON3 0x1a0e
> +#define MT6359_VMODEM_ANA_CON3 0x1a1a
> +#define MT6359_VPU_ANA_CON3 0x1a26
> +#define MT6359_VS1_ANA_CON0 0x1a2c
> +#define MT6359_VS2_ANA_CON0 0x1a34
> +#define MT6359_VPA_ANA_CON0 0x1a3c
> +#define MT6359_LDO_TOP_INT_CON0 0x1b14
> +#define MT6359_LDO_TOP_INT_CON1 0x1b1a
> +#define MT6359_LDO_TOP_INT_STATUS0 0x1b28
> +#define MT6359_LDO_TOP_INT_STATUS1 0x1b2a
> +#define MT6359_LDO_VSRAM_PROC1_ELR 0x1b40
> +#define MT6359_LDO_VSRAM_PROC2_ELR 0x1b42
> +#define MT6359_LDO_VSRAM_OTHERS_ELR 0x1b44
> +#define MT6359_LDO_VSRAM_MD_ELR 0x1b46
> +#define MT6359_LDO_VFE28_CON0 0x1b88
> +#define MT6359_LDO_VFE28_MON 0x1b8a
> +#define MT6359_LDO_VXO22_CON0 0x1b98
> +#define MT6359_LDO_VXO22_MON 0x1b9a
> +#define MT6359_LDO_VRF18_CON0 0x1ba8
> +#define MT6359_LDO_VRF18_MON 0x1baa
> +#define MT6359_LDO_VRF12_CON0 0x1bb8
> +#define MT6359_LDO_VRF12_MON 0x1bba
> +#define MT6359_LDO_VEFUSE_CON0 0x1bc8
> +#define MT6359_LDO_VEFUSE_MON 0x1bca
> +#define MT6359_LDO_VCN33_1_CON0 0x1bd8
> +#define MT6359_LDO_VCN33_1_MON 0x1bda
> +#define MT6359_LDO_VCN33_1_MULTI_SW 0x1be8
> +#define MT6359_LDO_VCN33_2_CON0 0x1c08
> +#define MT6359_LDO_VCN33_2_MON 0x1c0a
> +#define MT6359_LDO_VCN33_2_MULTI_SW 0x1c18
> +#define MT6359_LDO_VCN13_CON0 0x1c1a
> +#define MT6359_LDO_VCN13_MON 0x1c1c
> +#define MT6359_LDO_VCN18_CON0 0x1c2a
> +#define MT6359_LDO_VCN18_MON 0x1c2c
> +#define MT6359_LDO_VA09_CON0 0x1c3a
> +#define MT6359_LDO_VA09_MON 0x1c3c
> +#define MT6359_LDO_VCAMIO_CON0 0x1c4a
> +#define MT6359_LDO_VCAMIO_MON 0x1c4c
> +#define MT6359_LDO_VA12_CON0 0x1c5a
> +#define MT6359_LDO_VA12_MON 0x1c5c
> +#define MT6359_LDO_VAUX18_CON0 0x1c88
> +#define MT6359_LDO_VAUX18_MON 0x1c8a
> +#define MT6359_LDO_VAUD18_CON0 0x1c98
> +#define MT6359_LDO_VAUD18_MON 0x1c9a
> +#define MT6359_LDO_VIO18_CON0 0x1ca8
> +#define MT6359_LDO_VIO18_MON 0x1caa
> +#define MT6359_LDO_VEMC_CON0 0x1cb8
> +#define MT6359_LDO_VEMC_MON 0x1cba
> +#define MT6359_LDO_VSIM1_CON0 0x1cc8
> +#define MT6359_LDO_VSIM1_MON 0x1cca
> +#define MT6359_LDO_VSIM2_CON0 0x1cd8
> +#define MT6359_LDO_VSIM2_MON 0x1cda
> +#define MT6359_LDO_VUSB_CON0 0x1d08
> +#define MT6359_LDO_VUSB_MON 0x1d0a
> +#define MT6359_LDO_VUSB_MULTI_SW 0x1d18
> +#define MT6359_LDO_VRFCK_CON0 0x1d1a
> +#define MT6359_LDO_VRFCK_MON 0x1d1c
> +#define MT6359_LDO_VBBCK_CON0 0x1d2a
> +#define MT6359_LDO_VBBCK_MON 0x1d2c
> +#define MT6359_LDO_VBIF28_CON0 0x1d3a
> +#define MT6359_LDO_VBIF28_MON 0x1d3c
> +#define MT6359_LDO_VIBR_CON0 0x1d4a
> +#define MT6359_LDO_VIBR_MON 0x1d4c
> +#define MT6359_LDO_VIO28_CON0 0x1d5a
> +#define MT6359_LDO_VIO28_MON 0x1d5c
> +#define MT6359_LDO_VM18_CON0 0x1d88
> +#define MT6359_LDO_VM18_MON 0x1d8a
> +#define MT6359_LDO_VUFS_CON0 0x1d98
> +#define MT6359_LDO_VUFS_MON 0x1d9a
> +#define MT6359_LDO_VSRAM_PROC1_CON0 0x1e88
> +#define MT6359_LDO_VSRAM_PROC1_MON 0x1e8a
> +#define MT6359_LDO_VSRAM_PROC1_VOSEL1 0x1e8e
> +#define MT6359_LDO_VSRAM_PROC2_CON0 0x1ea6
> +#define MT6359_LDO_VSRAM_PROC2_MON 0x1ea8
> +#define MT6359_LDO_VSRAM_PROC2_VOSEL1 0x1eac
> +#define MT6359_LDO_VSRAM_OTHERS_CON0 0x1f08
> +#define MT6359_LDO_VSRAM_OTHERS_MON 0x1f0a
> +#define MT6359_LDO_VSRAM_OTHERS_VOSEL1 0x1f0e
> +#define MT6359_LDO_VSRAM_OTHERS_SSHUB 0x1f26
> +#define MT6359_LDO_VSRAM_MD_CON0 0x1f2c
> +#define MT6359_LDO_VSRAM_MD_MON 0x1f2e
> +#define MT6359_LDO_VSRAM_MD_VOSEL1 0x1f32
> +#define MT6359_VFE28_ANA_CON0 0x1f88
> +#define MT6359_VAUX18_ANA_CON0 0x1f8c
> +#define MT6359_VUSB_ANA_CON0 0x1f90
> +#define MT6359_VBIF28_ANA_CON0 0x1f94
> +#define MT6359_VCN33_1_ANA_CON0 0x1f98
> +#define MT6359_VCN33_2_ANA_CON0 0x1f9c
> +#define MT6359_VEMC_ANA_CON0 0x1fa0
> +#define MT6359_VSIM1_ANA_CON0 0x1fa4
> +#define MT6359_VSIM2_ANA_CON0 0x1fa8
> +#define MT6359_VIO28_ANA_CON0 0x1fac
> +#define MT6359_VIBR_ANA_CON0 0x1fb0
> +#define MT6359_VRF18_ANA_CON0 0x2008
> +#define MT6359_VEFUSE_ANA_CON0 0x200c
> +#define MT6359_VCN18_ANA_CON0 0x2010
> +#define MT6359_VCAMIO_ANA_CON0 0x2014
> +#define MT6359_VAUD18_ANA_CON0 0x2018
> +#define MT6359_VIO18_ANA_CON0 0x201c
> +#define MT6359_VM18_ANA_CON0 0x2020
> +#define MT6359_VUFS_ANA_CON0 0x2024
> +#define MT6359_VRF12_ANA_CON0 0x202a
> +#define MT6359_VCN13_ANA_CON0 0x202e
> +#define MT6359_VA09_ANA_CON0 0x2032
> +#define MT6359_VA12_ANA_CON0 0x2036
> +#define MT6359_VXO22_ANA_CON0 0x2088
> +#define MT6359_VRFCK_ANA_CON0 0x208c
> +#define MT6359_VBBCK_ANA_CON0 0x2094
> +#define MT6359_AUD_TOP_INT_CON0 0x2328
> +#define MT6359_AUD_TOP_INT_STATUS0 0x2334
> +
> +#define MT6359_RG_BUCK_VPU_EN_ADDR MT6359_BUCK_VPU_CON0
> +#define MT6359_RG_BUCK_VPU_LP_ADDR MT6359_BUCK_VPU_CON0
> +#define MT6359_RG_BUCK_VPU_LP_SHIFT 1
> +#define MT6359_DA_VPU_VOSEL_ADDR MT6359_BUCK_VPU_DBG0
> +#define MT6359_DA_VPU_VOSEL_MASK 0x7F
> +#define MT6359_DA_VPU_VOSEL_SHIFT 0
> +#define MT6359_DA_VPU_EN_ADDR MT6359_BUCK_VPU_DBG1
> +#define MT6359_RG_BUCK_VPU_VOSEL_ADDR MT6359_BUCK_VPU_ELR0
> +#define MT6359_RG_BUCK_VPU_VOSEL_MASK 0x7F
> +#define MT6359_RG_BUCK_VPU_VOSEL_SHIFT 0
> +#define MT6359_RG_BUCK_VCORE_EN_ADDR MT6359_BUCK_VCORE_CON0
> +#define MT6359_RG_BUCK_VCORE_LP_ADDR MT6359_BUCK_VCORE_CON0
> +#define MT6359_RG_BUCK_VCORE_LP_SHIFT 1
> +#define MT6359_DA_VCORE_VOSEL_ADDR MT6359_BUCK_VCORE_DBG0
> +#define MT6359_DA_VCORE_VOSEL_MASK 0x7F
> +#define MT6359_DA_VCORE_VOSEL_SHIFT 0
> +#define MT6359_DA_VCORE_EN_ADDR MT6359_BUCK_VCORE_DBG1
> +#define MT6359_RG_BUCK_VCORE_SSHUB_EN_ADDR MT6359_BUCK_VCORE_SSHUB_CON0
> +#define MT6359_RG_BUCK_VCORE_SSHUB_VOSEL_ADDR MT6359_BUCK_VCORE_SSHUB_CON0
> +#define MT6359_RG_BUCK_VCORE_SSHUB_VOSEL_MASK 0x7F
> +#define MT6359_RG_BUCK_VCORE_SSHUB_VOSEL_SHIFT 4
> +#define MT6359_RG_BUCK_VCORE_VOSEL_ADDR MT6359_BUCK_VCORE_ELR0
> +#define MT6359_RG_BUCK_VCORE_VOSEL_MASK 0x7F
> +#define MT6359_RG_BUCK_VCORE_VOSEL_SHIFT 0
> +#define MT6359_RG_BUCK_VGPU11_EN_ADDR MT6359_BUCK_VGPU11_CON0
> +#define MT6359_RG_BUCK_VGPU11_LP_ADDR MT6359_BUCK_VGPU11_CON0
> +#define MT6359_RG_BUCK_VGPU11_LP_SHIFT 1
> +#define MT6359_DA_VGPU11_VOSEL_ADDR MT6359_BUCK_VGPU11_DBG0
> +#define MT6359_DA_VGPU11_VOSEL_MASK 0x7F
> +#define MT6359_DA_VGPU11_VOSEL_SHIFT 0
> +#define MT6359_DA_VGPU11_EN_ADDR MT6359_BUCK_VGPU11_DBG1
> +#define MT6359_RG_BUCK_VGPU11_VOSEL_ADDR MT6359_BUCK_VGPU11_ELR0
> +#define MT6359_RG_BUCK_VGPU11_VOSEL_MASK 0x7F
> +#define MT6359_RG_BUCK_VGPU11_VOSEL_SHIFT 0
> +#define MT6359_RG_BUCK_VMODEM_EN_ADDR MT6359_BUCK_VMODEM_CON0
> +#define MT6359_RG_BUCK_VMODEM_LP_ADDR MT6359_BUCK_VMODEM_CON0
> +#define MT6359_RG_BUCK_VMODEM_LP_SHIFT 1
> +#define MT6359_DA_VMODEM_VOSEL_ADDR MT6359_BUCK_VMODEM_DBG0
> +#define MT6359_DA_VMODEM_VOSEL_MASK 0x7F
> +#define MT6359_DA_VMODEM_VOSEL_SHIFT 0
> +#define MT6359_DA_VMODEM_EN_ADDR MT6359_BUCK_VMODEM_DBG1
> +#define MT6359_RG_BUCK_VMODEM_VOSEL_ADDR MT6359_BUCK_VMODEM_ELR0
> +#define MT6359_RG_BUCK_VMODEM_VOSEL_MASK 0x7F
> +#define MT6359_RG_BUCK_VMODEM_VOSEL_SHIFT 0
> +#define MT6359_RG_BUCK_VPROC1_EN_ADDR MT6359_BUCK_VPROC1_CON0
> +#define MT6359_RG_BUCK_VPROC1_LP_ADDR MT6359_BUCK_VPROC1_CON0
> +#define MT6359_RG_BUCK_VPROC1_LP_SHIFT 1
> +#define MT6359_DA_VPROC1_VOSEL_ADDR MT6359_BUCK_VPROC1_DBG0
> +#define MT6359_DA_VPROC1_VOSEL_MASK 0x7F
> +#define MT6359_DA_VPROC1_VOSEL_SHIFT 0
> +#define MT6359_DA_VPROC1_EN_ADDR MT6359_BUCK_VPROC1_DBG1
> +#define MT6359_RG_BUCK_VPROC1_VOSEL_ADDR MT6359_BUCK_VPROC1_ELR0
> +#define MT6359_RG_BUCK_VPROC1_VOSEL_MASK 0x7F
> +#define MT6359_RG_BUCK_VPROC1_VOSEL_SHIFT 0
> +#define MT6359_RG_BUCK_VPROC2_EN_ADDR MT6359_BUCK_VPROC2_CON0
> +#define MT6359_RG_BUCK_VPROC2_LP_ADDR MT6359_BUCK_VPROC2_CON0
> +#define MT6359_RG_BUCK_VPROC2_LP_SHIFT 1
> +#define MT6359_DA_VPROC2_VOSEL_ADDR MT6359_BUCK_VPROC2_DBG0
> +#define MT6359_DA_VPROC2_VOSEL_MASK 0x7F
> +#define MT6359_DA_VPROC2_VOSEL_SHIFT 0
> +#define MT6359_DA_VPROC2_EN_ADDR MT6359_BUCK_VPROC2_DBG1
> +#define MT6359_RG_BUCK_VPROC2_VOSEL_ADDR MT6359_BUCK_VPROC2_ELR0
> +#define MT6359_RG_BUCK_VPROC2_VOSEL_MASK 0x7F
> +#define MT6359_RG_BUCK_VPROC2_VOSEL_SHIFT 0
> +#define MT6359_RG_BUCK_VS1_EN_ADDR MT6359_BUCK_VS1_CON0
> +#define MT6359_RG_BUCK_VS1_LP_ADDR MT6359_BUCK_VS1_CON0
> +#define MT6359_RG_BUCK_VS1_LP_SHIFT 1
> +#define MT6359_DA_VS1_VOSEL_ADDR MT6359_BUCK_VS1_DBG0
> +#define MT6359_DA_VS1_VOSEL_MASK 0x7F
> +#define MT6359_DA_VS1_VOSEL_SHIFT 0
> +#define MT6359_DA_VS1_EN_ADDR MT6359_BUCK_VS1_DBG1
> +#define MT6359_RG_BUCK_VS1_VOSEL_ADDR MT6359_BUCK_VS1_ELR0
> +#define MT6359_RG_BUCK_VS1_VOSEL_MASK 0x7F
> +#define MT6359_RG_BUCK_VS1_VOSEL_SHIFT 0
> +#define MT6359_RG_BUCK_VS2_EN_ADDR MT6359_BUCK_VS2_CON0
> +#define MT6359_RG_BUCK_VS2_LP_ADDR MT6359_BUCK_VS2_CON0
> +#define MT6359_RG_BUCK_VS2_LP_SHIFT 1
> +#define MT6359_DA_VS2_VOSEL_ADDR MT6359_BUCK_VS2_DBG0
> +#define MT6359_DA_VS2_VOSEL_MASK 0x7F
> +#define MT6359_DA_VS2_VOSEL_SHIFT 0
> +#define MT6359_DA_VS2_EN_ADDR MT6359_BUCK_VS2_DBG1
> +#define MT6359_RG_BUCK_VS2_VOSEL_ADDR MT6359_BUCK_VS2_ELR0
> +#define MT6359_RG_BUCK_VS2_VOSEL_MASK 0x7F
> +#define MT6359_RG_BUCK_VS2_VOSEL_SHIFT 0
> +#define MT6359_RG_BUCK_VPA_EN_ADDR MT6359_BUCK_VPA_CON0
> +#define MT6359_RG_BUCK_VPA_LP_ADDR MT6359_BUCK_VPA_CON0
> +#define MT6359_RG_BUCK_VPA_LP_SHIFT 1
> +#define MT6359_RG_BUCK_VPA_VOSEL_ADDR MT6359_BUCK_VPA_CON1
> +#define MT6359_RG_BUCK_VPA_VOSEL_MASK 0x3F
> +#define MT6359_RG_BUCK_VPA_VOSEL_SHIFT 0
> +#define MT6359_DA_VPA_VOSEL_ADDR MT6359_BUCK_VPA_DBG0
> +#define MT6359_DA_VPA_VOSEL_MASK 0x3F
> +#define MT6359_DA_VPA_VOSEL_SHIFT 0
> +#define MT6359_DA_VPA_EN_ADDR MT6359_BUCK_VPA_DBG1
> +#define MT6359_RG_VGPU11_FCCM_ADDR MT6359_VGPUVCORE_ANA_CON2
> +#define MT6359_RG_VGPU11_FCCM_SHIFT 9
> +#define MT6359_RG_VCORE_FCCM_ADDR MT6359_VGPUVCORE_ANA_CON13
> +#define MT6359_RG_VCORE_FCCM_SHIFT 5
> +#define MT6359_RG_VPROC1_FCCM_ADDR MT6359_VPROC1_ANA_CON3
> +#define MT6359_RG_VPROC1_FCCM_SHIFT 1
> +#define MT6359_RG_VPROC2_FCCM_ADDR MT6359_VPROC2_ANA_CON3
> +#define MT6359_RG_VPROC2_FCCM_SHIFT 1
> +#define MT6359_RG_VMODEM_FCCM_ADDR MT6359_VMODEM_ANA_CON3
> +#define MT6359_RG_VMODEM_FCCM_SHIFT 1
> +#define MT6359_RG_VPU_FCCM_ADDR MT6359_VPU_ANA_CON3
> +#define MT6359_RG_VPU_FCCM_SHIFT 1
> +#define MT6359_RG_VS1_FPWM_ADDR MT6359_VS1_ANA_CON0
> +#define MT6359_RG_VS1_FPWM_SHIFT 3
> +#define MT6359_RG_VS2_FPWM_ADDR MT6359_VS2_ANA_CON0
> +#define MT6359_RG_VS2_FPWM_SHIFT 3
> +#define MT6359_RG_VPA_MODESET_ADDR MT6359_VPA_ANA_CON0
> +#define MT6359_RG_VPA_MODESET_SHIFT 1
> +#define MT6359_RG_LDO_VSRAM_PROC1_VOSEL_ADDR MT6359_LDO_VSRAM_PROC1_ELR
> +#define MT6359_RG_LDO_VSRAM_PROC1_VOSEL_MASK 0x7F
> +#define MT6359_RG_LDO_VSRAM_PROC1_VOSEL_SHIFT 0
> +#define MT6359_RG_LDO_VSRAM_PROC2_VOSEL_ADDR MT6359_LDO_VSRAM_PROC2_ELR
> +#define MT6359_RG_LDO_VSRAM_PROC2_VOSEL_MASK 0x7F
> +#define MT6359_RG_LDO_VSRAM_PROC2_VOSEL_SHIFT 0
> +#define MT6359_RG_LDO_VSRAM_OTHERS_VOSEL_ADDR MT6359_LDO_VSRAM_OTHERS_ELR
> +#define MT6359_RG_LDO_VSRAM_OTHERS_VOSEL_MASK 0x7F
> +#define MT6359_RG_LDO_VSRAM_OTHERS_VOSEL_SHIFT 0
> +#define MT6359_RG_LDO_VSRAM_MD_VOSEL_ADDR MT6359_LDO_VSRAM_MD_ELR
> +#define MT6359_RG_LDO_VSRAM_MD_VOSEL_MASK 0x7F
> +#define MT6359_RG_LDO_VSRAM_MD_VOSEL_SHIFT 0
> +#define MT6359_RG_LDO_VFE28_EN_ADDR MT6359_LDO_VFE28_CON0
> +#define MT6359_DA_VFE28_B_EN_ADDR MT6359_LDO_VFE28_MON
> +#define MT6359_RG_LDO_VXO22_EN_ADDR MT6359_LDO_VXO22_CON0
> +#define MT6359_RG_LDO_VXO22_EN_SHIFT 0
> +#define MT6359_DA_VXO22_B_EN_ADDR MT6359_LDO_VXO22_MON
> +#define MT6359_RG_LDO_VRF18_EN_ADDR MT6359_LDO_VRF18_CON0
> +#define MT6359_RG_LDO_VRF18_EN_SHIFT 0
> +#define MT6359_DA_VRF18_B_EN_ADDR MT6359_LDO_VRF18_MON
> +#define MT6359_RG_LDO_VRF12_EN_ADDR MT6359_LDO_VRF12_CON0
> +#define MT6359_RG_LDO_VRF12_EN_SHIFT 0
> +#define MT6359_DA_VRF12_B_EN_ADDR MT6359_LDO_VRF12_MON
> +#define MT6359_RG_LDO_VEFUSE_EN_ADDR MT6359_LDO_VEFUSE_CON0
> +#define MT6359_RG_LDO_VEFUSE_EN_SHIFT 0
> +#define MT6359_DA_VEFUSE_B_EN_ADDR MT6359_LDO_VEFUSE_MON
> +#define MT6359_RG_LDO_VCN33_1_EN_0_ADDR MT6359_LDO_VCN33_1_CON0
> +#define MT6359_RG_LDO_VCN33_1_EN_0_MASK 0x1
> +#define MT6359_RG_LDO_VCN33_1_EN_0_SHIFT 0
> +#define MT6359_DA_VCN33_1_B_EN_ADDR MT6359_LDO_VCN33_1_MON
> +#define MT6359_RG_LDO_VCN33_1_EN_1_ADDR MT6359_LDO_VCN33_1_MULTI_SW
> +#define MT6359_RG_LDO_VCN33_1_EN_1_SHIFT 15
> +#define MT6359_RG_LDO_VCN33_2_EN_0_ADDR MT6359_LDO_VCN33_2_CON0
> +#define MT6359_RG_LDO_VCN33_2_EN_0_SHIFT 0
> +#define MT6359_DA_VCN33_2_B_EN_ADDR MT6359_LDO_VCN33_2_MON
> +#define MT6359_RG_LDO_VCN33_2_EN_1_ADDR MT6359_LDO_VCN33_2_MULTI_SW
> +#define MT6359_RG_LDO_VCN33_2_EN_1_MASK 0x1
> +#define MT6359_RG_LDO_VCN33_2_EN_1_SHIFT 15
> +#define MT6359_RG_LDO_VCN13_EN_ADDR MT6359_LDO_VCN13_CON0
> +#define MT6359_RG_LDO_VCN13_EN_SHIFT 0
> +#define MT6359_DA_VCN13_B_EN_ADDR MT6359_LDO_VCN13_MON
> +#define MT6359_RG_LDO_VCN18_EN_ADDR MT6359_LDO_VCN18_CON0
> +#define MT6359_DA_VCN18_B_EN_ADDR MT6359_LDO_VCN18_MON
> +#define MT6359_RG_LDO_VA09_EN_ADDR MT6359_LDO_VA09_CON0
> +#define MT6359_RG_LDO_VA09_EN_SHIFT 0
> +#define MT6359_DA_VA09_B_EN_ADDR MT6359_LDO_VA09_MON
> +#define MT6359_RG_LDO_VCAMIO_EN_ADDR MT6359_LDO_VCAMIO_CON0
> +#define MT6359_RG_LDO_VCAMIO_EN_SHIFT 0
> +#define MT6359_DA_VCAMIO_B_EN_ADDR MT6359_LDO_VCAMIO_MON
> +#define MT6359_RG_LDO_VA12_EN_ADDR MT6359_LDO_VA12_CON0
> +#define MT6359_RG_LDO_VA12_EN_SHIFT 0
> +#define MT6359_DA_VA12_B_EN_ADDR MT6359_LDO_VA12_MON
> +#define MT6359_RG_LDO_VAUX18_EN_ADDR MT6359_LDO_VAUX18_CON0
> +#define MT6359_DA_VAUX18_B_EN_ADDR MT6359_LDO_VAUX18_MON
> +#define MT6359_RG_LDO_VAUD18_EN_ADDR MT6359_LDO_VAUD18_CON0
> +#define MT6359_DA_VAUD18_B_EN_ADDR MT6359_LDO_VAUD18_MON
> +#define MT6359_RG_LDO_VIO18_EN_ADDR MT6359_LDO_VIO18_CON0
> +#define MT6359_RG_LDO_VIO18_EN_SHIFT 0
> +#define MT6359_DA_VIO18_B_EN_ADDR MT6359_LDO_VIO18_MON
> +#define MT6359_RG_LDO_VEMC_EN_ADDR MT6359_LDO_VEMC_CON0
> +#define MT6359_RG_LDO_VEMC_EN_SHIFT 0
> +#define MT6359_DA_VEMC_B_EN_ADDR MT6359_LDO_VEMC_MON
> +#define MT6359_RG_LDO_VSIM1_EN_ADDR MT6359_LDO_VSIM1_CON0
> +#define MT6359_RG_LDO_VSIM1_EN_SHIFT 0
> +#define MT6359_DA_VSIM1_B_EN_ADDR MT6359_LDO_VSIM1_MON
> +#define MT6359_RG_LDO_VSIM2_EN_ADDR MT6359_LDO_VSIM2_CON0
> +#define MT6359_RG_LDO_VSIM2_EN_SHIFT 0
> +#define MT6359_DA_VSIM2_B_EN_ADDR MT6359_LDO_VSIM2_MON
> +#define MT6359_RG_LDO_VUSB_EN_0_ADDR MT6359_LDO_VUSB_CON0
> +#define MT6359_RG_LDO_VUSB_EN_0_MASK 0x1
> +#define MT6359_RG_LDO_VUSB_EN_0_SHIFT 0
> +#define MT6359_DA_VUSB_B_EN_ADDR MT6359_LDO_VUSB_MON
> +#define MT6359_RG_LDO_VUSB_EN_1_ADDR MT6359_LDO_VUSB_MULTI_SW
> +#define MT6359_RG_LDO_VUSB_EN_1_MASK 0x1
> +#define MT6359_RG_LDO_VUSB_EN_1_SHIFT 15
> +#define MT6359_RG_LDO_VRFCK_EN_ADDR MT6359_LDO_VRFCK_CON0
> +#define MT6359_RG_LDO_VRFCK_EN_SHIFT 0
> +#define MT6359_DA_VRFCK_B_EN_ADDR MT6359_LDO_VRFCK_MON
> +#define MT6359_RG_LDO_VBBCK_EN_ADDR MT6359_LDO_VBBCK_CON0
> +#define MT6359_RG_LDO_VBBCK_EN_SHIFT 0
> +#define MT6359_DA_VBBCK_B_EN_ADDR MT6359_LDO_VBBCK_MON
> +#define MT6359_RG_LDO_VBIF28_EN_ADDR MT6359_LDO_VBIF28_CON0
> +#define MT6359_DA_VBIF28_B_EN_ADDR MT6359_LDO_VBIF28_MON
> +#define MT6359_RG_LDO_VIBR_EN_ADDR MT6359_LDO_VIBR_CON0
> +#define MT6359_RG_LDO_VIBR_EN_SHIFT 0
> +#define MT6359_DA_VIBR_B_EN_ADDR MT6359_LDO_VIBR_MON
> +#define MT6359_RG_LDO_VIO28_EN_ADDR MT6359_LDO_VIO28_CON0
> +#define MT6359_RG_LDO_VIO28_EN_SHIFT 0
> +#define MT6359_DA_VIO28_B_EN_ADDR MT6359_LDO_VIO28_MON
> +#define MT6359_RG_LDO_VM18_EN_ADDR MT6359_LDO_VM18_CON0
> +#define MT6359_RG_LDO_VM18_EN_SHIFT 0
> +#define MT6359_DA_VM18_B_EN_ADDR MT6359_LDO_VM18_MON
> +#define MT6359_RG_LDO_VUFS_EN_ADDR MT6359_LDO_VUFS_CON0
> +#define MT6359_RG_LDO_VUFS_EN_SHIFT 0
> +#define MT6359_DA_VUFS_B_EN_ADDR MT6359_LDO_VUFS_MON
> +#define MT6359_RG_LDO_VSRAM_PROC1_EN_ADDR MT6359_LDO_VSRAM_PROC1_CON0
> +#define MT6359_DA_VSRAM_PROC1_B_EN_ADDR MT6359_LDO_VSRAM_PROC1_MON
> +#define MT6359_DA_VSRAM_PROC1_VOSEL_ADDR MT6359_LDO_VSRAM_PROC1_VOSEL1
> +#define MT6359_DA_VSRAM_PROC1_VOSEL_MASK 0x7F
> +#define MT6359_DA_VSRAM_PROC1_VOSEL_SHIFT 8
> +#define MT6359_RG_LDO_VSRAM_PROC2_EN_ADDR MT6359_LDO_VSRAM_PROC2_CON0
> +#define MT6359_DA_VSRAM_PROC2_B_EN_ADDR MT6359_LDO_VSRAM_PROC2_MON
> +#define MT6359_DA_VSRAM_PROC2_VOSEL_ADDR MT6359_LDO_VSRAM_PROC2_VOSEL1
> +#define MT6359_DA_VSRAM_PROC2_VOSEL_MASK 0x7F
> +#define MT6359_DA_VSRAM_PROC2_VOSEL_SHIFT 8
> +#define MT6359_RG_LDO_VSRAM_OTHERS_EN_ADDR MT6359_LDO_VSRAM_OTHERS_CON0
> +#define MT6359_DA_VSRAM_OTHERS_B_EN_ADDR MT6359_LDO_VSRAM_OTHERS_MON
> +#define MT6359_DA_VSRAM_OTHERS_VOSEL_ADDR MT6359_LDO_VSRAM_OTHERS_VOSEL1
> +#define MT6359_DA_VSRAM_OTHERS_VOSEL_MASK 0x7F
> +#define MT6359_DA_VSRAM_OTHERS_VOSEL_SHIFT 8
> +#define MT6359_RG_LDO_VSRAM_OTHERS_SSHUB_EN_ADDR \
> + MT6359_LDO_VSRAM_OTHERS_SSHUB
> +#define MT6359_RG_LDO_VSRAM_OTHERS_SSHUB_VOSEL_ADDR \
> + MT6359_LDO_VSRAM_OTHERS_SSHUB
> +#define MT6359_RG_LDO_VSRAM_OTHERS_SSHUB_VOSEL_MASK 0x7F
> +#define MT6359_RG_LDO_VSRAM_OTHERS_SSHUB_VOSEL_SHIFT 1
> +#define MT6359_RG_LDO_VSRAM_MD_EN_ADDR MT6359_LDO_VSRAM_MD_CON0
> +#define MT6359_DA_VSRAM_MD_B_EN_ADDR MT6359_LDO_VSRAM_MD_MON
> +#define MT6359_DA_VSRAM_MD_VOSEL_ADDR MT6359_LDO_VSRAM_MD_VOSEL1
> +#define MT6359_DA_VSRAM_MD_VOSEL_MASK 0x7F
> +#define MT6359_DA_VSRAM_MD_VOSEL_SHIFT 8
> +#define MT6359_RG_VCN33_1_VOSEL_ADDR MT6359_VCN33_1_ANA_CON0
> +#define MT6359_RG_VCN33_1_VOSEL_MASK 0xF
> +#define MT6359_RG_VCN33_1_VOSEL_SHIFT 8
> +#define MT6359_RG_VCN33_2_VOSEL_ADDR MT6359_VCN33_2_ANA_CON0
> +#define MT6359_RG_VCN33_2_VOSEL_MASK 0xF
> +#define MT6359_RG_VCN33_2_VOSEL_SHIFT 8
> +#define MT6359_RG_VEMC_VOSEL_ADDR MT6359_VEMC_ANA_CON0
> +#define MT6359_RG_VEMC_VOSEL_MASK 0xF
> +#define MT6359_RG_VEMC_VOSEL_SHIFT 8
> +#define MT6359_RG_VSIM1_VOSEL_ADDR MT6359_VSIM1_ANA_CON0
> +#define MT6359_RG_VSIM1_VOSEL_MASK 0xF
> +#define MT6359_RG_VSIM1_VOSEL_SHIFT 8
> +#define MT6359_RG_VSIM2_VOSEL_ADDR MT6359_VSIM2_ANA_CON0
> +#define MT6359_RG_VSIM2_VOSEL_MASK 0xF
> +#define MT6359_RG_VSIM2_VOSEL_SHIFT 8
> +#define MT6359_RG_VIO28_VOSEL_ADDR MT6359_VIO28_ANA_CON0
> +#define MT6359_RG_VIO28_VOSEL_MASK 0xF
> +#define MT6359_RG_VIO28_VOSEL_SHIFT 8
> +#define MT6359_RG_VIBR_VOSEL_ADDR MT6359_VIBR_ANA_CON0
> +#define MT6359_RG_VIBR_VOSEL_MASK 0xF
> +#define MT6359_RG_VIBR_VOSEL_SHIFT 8
> +#define MT6359_RG_VRF18_VOSEL_ADDR MT6359_VRF18_ANA_CON0
> +#define MT6359_RG_VRF18_VOSEL_MASK 0xF
> +#define MT6359_RG_VRF18_VOSEL_SHIFT 8
> +#define MT6359_RG_VEFUSE_VOSEL_ADDR MT6359_VEFUSE_ANA_CON0
> +#define MT6359_RG_VEFUSE_VOSEL_MASK 0xF
> +#define MT6359_RG_VEFUSE_VOSEL_SHIFT 8
> +#define MT6359_RG_VCAMIO_VOSEL_ADDR MT6359_VCAMIO_ANA_CON0
> +#define MT6359_RG_VCAMIO_VOSEL_MASK 0xF
> +#define MT6359_RG_VCAMIO_VOSEL_SHIFT 8
> +#define MT6359_RG_VIO18_VOSEL_ADDR MT6359_VIO18_ANA_CON0
> +#define MT6359_RG_VIO18_VOSEL_MASK 0xF
> +#define MT6359_RG_VIO18_VOSEL_SHIFT 8
> +#define MT6359_RG_VM18_VOSEL_ADDR MT6359_VM18_ANA_CON0
> +#define MT6359_RG_VM18_VOSEL_MASK 0xF
> +#define MT6359_RG_VM18_VOSEL_SHIFT 8
> +#define MT6359_RG_VUFS_VOSEL_ADDR MT6359_VUFS_ANA_CON0
> +#define MT6359_RG_VUFS_VOSEL_MASK 0xF
> +#define MT6359_RG_VUFS_VOSEL_SHIFT 8
> +#define MT6359_RG_VRF12_VOSEL_ADDR MT6359_VRF12_ANA_CON0
> +#define MT6359_RG_VRF12_VOSEL_MASK 0xF
> +#define MT6359_RG_VRF12_VOSEL_SHIFT 8
> +#define MT6359_RG_VCN13_VOSEL_ADDR MT6359_VCN13_ANA_CON0
> +#define MT6359_RG_VCN13_VOSEL_MASK 0xF
> +#define MT6359_RG_VCN13_VOSEL_SHIFT 8
> +#define MT6359_RG_VA09_VOSEL_ADDR MT6359_VA09_ANA_CON0
> +#define MT6359_RG_VA09_VOSEL_MASK 0xF
> +#define MT6359_RG_VA09_VOSEL_SHIFT 8
> +#define MT6359_RG_VA12_VOSEL_ADDR MT6359_VA12_ANA_CON0
> +#define MT6359_RG_VA12_VOSEL_MASK 0xF
> +#define MT6359_RG_VA12_VOSEL_SHIFT 8
> +#define MT6359_RG_VXO22_VOSEL_ADDR MT6359_VXO22_ANA_CON0
> +#define MT6359_RG_VXO22_VOSEL_MASK 0xF
> +#define MT6359_RG_VXO22_VOSEL_SHIFT 8
> +#define MT6359_RG_VRFCK_VOSEL_ADDR MT6359_VRFCK_ANA_CON0
> +#define MT6359_RG_VRFCK_VOSEL_MASK 0xF
> +#define MT6359_RG_VRFCK_VOSEL_SHIFT 8
> +#define MT6359_RG_VBBCK_VOSEL_ADDR MT6359_VBBCK_ANA_CON0
> +#define MT6359_RG_VBBCK_VOSEL_MASK 0xF
> +#define MT6359_RG_VBBCK_VOSEL_SHIFT 8
> +
> +#endif /* __MFD_MT6359_REGISTERS_H__ */
Powered by blists - more mailing lists