lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Mon, 29 Jun 2020 16:42:30 +0800 From: Joakim Zhang <qiangqing.zhang@....com> To: robh+dt@...nel.org, shawnguo@...nel.org, festevam@...il.com Cc: linux-imx@....com, devicetree@...r.kernel.org, linux-kernel@...r.kernel.org, Joakim Zhang <qiangqing.zhang@....com> Subject: [PATCH] arm64: dts: imx8mp: add ddr pmu device node Add ddr pmu device node for i.MX8MP. Signed-off-by: Joakim Zhang <qiangqing.zhang@....com> --- arch/arm64/boot/dts/freescale/imx8mp.dtsi | 6 ++++++ 1 file changed, 6 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/imx8mp.dtsi b/arch/arm64/boot/dts/freescale/imx8mp.dtsi index 90bdef8447fa..9de2aa1c573c 100644 --- a/arch/arm64/boot/dts/freescale/imx8mp.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mp.dtsi @@ -744,5 +744,11 @@ interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH>; interrupt-parent = <&gic>; }; + + ddr-pmu@...00000 { + compatible = "fsl,imx8mp-ddr-pmu", "fsl,imx8m-ddr-pmu"; + reg = <0x3d800000 0x400000>; + interrupts = <GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH>; + }; }; }; -- 2.17.1
Powered by blists - more mailing lists