linux-kernel - RE: [RESEND PATCH 1/2] arm64: dts: lx2160a: add dspi controller DT nodes

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [day] [month] [year] [list]

Message-ID: <VE1PR04MB6768FC3E6C7E9529CF67517591600@VE1PR04MB6768.eurprd04.prod.outlook.com>
Date:   Mon, 13 Jul 2020 02:43:23 +0000
From:   Qiang Zhao <qiang.zhao@....com>
To:     Shawn Guo <shawnguo@...nel.org>
CC:     "devicetree@...r.kernel.org" <devicetree@...r.kernel.org>,
        "linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
        Leo Li <leoyang.li@....com>,
        Chuanhua Han <chuanhua.han@....com>
Subject: RE: [RESEND PATCH 1/2] arm64: dts: lx2160a: add dspi controller DT
 nodes

On Sat, July 11, 2020 at 22:23PM +0800, Shawn Guo <shawnguo@...nel.org> wrote:

> -----Original Message-----
> From: Shawn Guo <shawnguo@...nel.org>
> Sent: 2020年7月11日 22:23
> To: Qiang Zhao <qiang.zhao@....com>
> Cc: devicetree@...r.kernel.org; linux-kernel@...r.kernel.org; Leo Li
> <leoyang.li@....com>; Chuanhua Han <chuanhua.han@....com>
> Subject: Re: [RESEND PATCH 1/2] arm64: dts: lx2160a: add dspi controller DT
> nodes
> 
> On Mon, Jun 22, 2020 at 04:31:08PM +0800, Qiang Zhao wrote:
> > From: Chuanhua Han <chuanhua.han@....com>
> >
> > Add the dspi support on lx2160
> >
> > Signed-off-by: Chuanhua Han <chuanhua.han@....com>
> > Signed-off-by: Bao Xiaowei <xiaowei.bao@....com>
> > Signed-off-by: Hou Zhiqiang <Zhiqiang.Hou@....com>
> > Signed-off-by: Zhao Qiang <qiang.zhao@....com>
> 
> When you resend patches, please state why.  Should I drop the patches I just
> applied and pick up this version instead?
> 
Sorry for that, I resend just because I forgot to add myself in cc list.

> 
> > ---
> >  arch/arm64/boot/dts/freescale/fsl-lx2160a.dtsi | 39
> > ++++++++++++++++++++++++++
> >  1 file changed, 39 insertions(+)
> >
> > diff --git a/arch/arm64/boot/dts/freescale/fsl-lx2160a.dtsi
> > b/arch/arm64/boot/dts/freescale/fsl-lx2160a.dtsi
> > index abaeb58..f56172f 100644
> > --- a/arch/arm64/boot/dts/freescale/fsl-lx2160a.dtsi
> > +++ b/arch/arm64/boot/dts/freescale/fsl-lx2160a.dtsi
> > @@ -777,6 +777,45 @@
> >  			status = "disabled";
> >  		};
> >
> > +		dspi0: spi@...0000 {
> > +			compatible = "fsl,lx2160a-dspi", "fsl,ls2085a-dspi";
> > +			#address-cells = <1>;
> > +			#size-cells = <0>;
> > +			reg = <0x0 0x2100000 0x0 0x10000>;
> > +			interrupts = <GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>;
> > +			clocks = <&clockgen 4 7>;
> > +			clock-names = "dspi";
> > +			spi-num-chipselects = <5>;
> > +			bus-num = <0>;
> > +			status = "disabled";
> > +		};
> > +
> > +		dspi1: spi@...0000 {
> > +			compatible = "fsl,lx2160a-dspi", "fsl,ls2085a-dspi";
> > +			#address-cells = <1>;
> > +			#size-cells = <0>;
> > +			reg = <0x0 0x2110000 0x0 0x10000>;
> > +			interrupts = <GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>;
> > +			clocks = <&clockgen 4 7>;
> > +			clock-names = "dspi";
> > +			spi-num-chipselects = <5>;
> > +			bus-num = <1>;
> > +			status = "disabled";
> > +		};
> > +
> > +		dspi2: spi@...0000 {
> > +			compatible = "fsl,lx2160a-dspi", "fsl,ls2085a-dspi";
> > +			#address-cells = <1>;
> > +			#size-cells = <0>;
> > +			reg = <0x0 0x2120000 0x0 0x10000>;
> > +			interrupts = <GIC_SPI 241 IRQ_TYPE_LEVEL_HIGH>;
> > +			clocks = <&clockgen 4 7>;
> > +			clock-names = "dspi";
> > +			spi-num-chipselects = <5>;
> > +			bus-num = <2>;
> > +			status = "disabled";
> > +		};
> > +
> >  		esdhc0: esdhc@...0000 {
> >  			compatible = "fsl,esdhc";
> >  			reg = <0x0 0x2140000 0x0 0x10000>;
> > --
> > 2.7.4
> >

Best Regards
Qiang Zhao