[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <4efe6ee9-4e88-5b31-01a2-414f752a3d2e@redhat.com>
Date: Mon, 13 Jul 2020 07:36:26 -0700
From: Tom Rix <trix@...hat.com>
To: Xu Yilun <yilun.xu@...el.com>, mdf@...nel.org,
linux-fpga@...r.kernel.org, linux-kernel@...r.kernel.org
Cc: lgoncalv@...hat.com, Wu Hao <hao.wu@...el.com>,
Matthew Gerlach <matthew.gerlach@...ux.intel.com>,
Russ Weight <russell.h.weight@...el.com>
Subject: Re: [PATCH v2] fpga: dfl: pci: add device id for Intel FPGA PAC N3000
> @@ -64,6 +64,7 @@ static void cci_pci_free_irq(struct pci_dev *pcidev)
> #define PCIE_DEVICE_ID_PF_INT_5_X 0xBCBD
> #define PCIE_DEVICE_ID_PF_INT_6_X 0xBCC0
> #define PCIE_DEVICE_ID_PF_DSC_1_X 0x09C4
> +#define PCIE_DEVICE_ID_INTEL_PAC_N3000 0x0B30
My point about consistency. These are all intel and all should have their pf parts removed.
#define PCIE_DEVICE_ID_INTEL_INT_5_X 0xBCBD
#define PCIE_DEVICE_ID_INTEL_INT_6_X 0xBCC0
#define PCIE_DEVICE_ID_INTEL_DSC_1_X 0x09C4
Let's revisit this for the d5005.
trix
Powered by blists - more mailing lists