[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <CACRpkdbUtG1vfqu=XViLGqirk2-yvBGsM4VOsA9Kymnauqv+QQ@mail.gmail.com>
Date: Thu, 13 Aug 2020 10:44:02 +0200
From: Linus Walleij <linus.walleij@...aro.org>
To: Pali Rohár <pali@...nel.org>
Cc: Jason Cooper <jason@...edaemon.net>, Andrew Lunn <andrew@...n.ch>,
Gregory Clement <gregory.clement@...tlin.com>,
Sebastian Hesselbarth <sebastian.hesselbarth@...il.com>,
Rob Herring <robh+dt@...nel.org>,
Linux ARM <linux-arm-kernel@...ts.infradead.org>,
"open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS"
<devicetree@...r.kernel.org>,
"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
"open list:GPIO SUBSYSTEM" <linux-gpio@...r.kernel.org>
Subject: Re: [PATCH] pinctrl: armada-37xx: Add comment for pcie1_reset pin group
On Fri, Jul 24, 2020 at 3:25 PM Pali Rohár <pali@...nel.org> wrote:
> Group name 'pcie1' is misleading as it controls only PCIe reset pin. Like
> other PCIe groups it should have been called 'pcie1_reset'. But due to
> backward compatibility it is not possible to change existing group name.
> So just add comment describing this PCIe reset functionality.
>
> Signed-off-by: Pali Rohár <pali@...nel.org>
No reaction from the maintainers and looks good to me,
so patch applied!
Yours,
Linus Walleij
Powered by blists - more mailing lists