linux-kernel - Re: [PATCH v8 0/2] phy: Add USB PHY support on Intel LGM SoC

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [day] [month] [year] [list]

Date:   Fri, 21 Aug 2020 15:51:21 +0800
From:   "Ramuthevar, Vadivel MuruganX" 
        <vadivel.muruganx.ramuthevar@...ux.intel.com>
To:     linux-kernel@...r.kernel.org, kishon@...com, vkoul@...nel.org
Cc:     gregkh@...uxfoundation.org, robh+dt@...nel.org,
        devicetree@...r.kernel.org, p.zabel@...gutronix.de,
        andriy.shevchenko@...el.com, balbi@...nel.org,
        cheol.yong.kim@...el.com, qi-ming.wu@...el.com, yin1.li@...el.com
Subject: Re: [PATCH v8 0/2] phy: Add USB PHY support on Intel LGM SoC

Hi Kishon, Vinod,

Gentle reminder!, kindly can you please merge this series of patches, as 
those patches got Reviewed-By Philipp Zabel and Rob Herring, Thanks!

Please do the needful.

Regards
Vadivel

On 17/8/2020 11:12 am, Ramuthevar,Vadivel MuruganX wrote:
> The USB PHY provides the optimized for low power dissipation while active, idle, or on standby.
> Requires minimal external components, a single resistor, for best operation.
> Supports 10/5-Gbps high-speed data transmission rates through 3-m USB 3.x cable
> ---
> v8:
>    - Rebase to V5.9-rc1