[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <CALCETrUSE6cTgaa9LWK=JgKhJt4vgGz42uPJEkk6XZWA9dOkvg@mail.gmail.com>
Date: Sun, 23 Aug 2020 15:26:52 -0700
From: Andy Lutomirski <luto@...nel.org>
To: Linus Torvalds <torvalds@...ux-foundation.org>
Cc: Thomas Gleixner <tglx@...utronix.de>,
Linux Kernel Mailing List <linux-kernel@...r.kernel.org>,
"the arch/x86 maintainers" <x86@...nel.org>
Subject: Re: [GIT pull] x86/urgent for v5.9-rc2
On Sun, Aug 23, 2020 at 11:29 AM Linus Torvalds
<torvalds@...ux-foundation.org> wrote:
>
> On Sun, Aug 23, 2020 at 1:26 AM Thomas Gleixner <tglx@...utronix.de> wrote:
> >
> > Remove the RDPID optimization, which is not even
> > backed by numbers from the paranoid entry path instead.
>
> Ugh, that's sad. I'd expect the LSL to be quite a bit slower than the
> RDPID on raw hardware, since LSL has to go out to the GDT.
>
> And I don't think we need the GDT for anything else normally, so it's
> not even going to be cached.
Every interrupt is going to load the CS and SS descriptor cache lines.
Every IRET to user mode will get the user CS cache line. Because x86
is optimized to be as convoluted as possible and to have as much
garbage in microcode as possible!
--Andy
Powered by blists - more mailing lists