[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <CAHk-=whjkMOgAP_fHL_+p5Gw6fwDm3tOa6_DTuVTJkaTJVTr+A@mail.gmail.com>
Date: Sun, 23 Aug 2020 15:35:02 -0700
From: Linus Torvalds <torvalds@...ux-foundation.org>
To: Andy Lutomirski <luto@...nel.org>
Cc: Thomas Gleixner <tglx@...utronix.de>,
Linux Kernel Mailing List <linux-kernel@...r.kernel.org>,
"the arch/x86 maintainers" <x86@...nel.org>
Subject: Re: [GIT pull] x86/urgent for v5.9-rc2
On Sun, Aug 23, 2020 at 3:27 PM Andy Lutomirski <luto@...nel.org> wrote:
>
> Every interrupt is going to load the CS and SS descriptor cache lines.
Yeah, but this isn't even sharing the same GDT cache line. Those two
are at least in the same cacheline, and hey, that is forced upon us by
the architecture, so we don't have any choice.
But I guess this lsl thing only triggers on the paranoid entry, so
it's just NMI, DB and MCE.. Or?
Linus
Powered by blists - more mailing lists