[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <mhng-a19106aa-1a18-4fe0-b8c1-9c765f03f73d@palmerdabbelt-glaptop1>
Date: Tue, 25 Aug 2020 09:21:09 -0700 (PDT)
From: Palmer Dabbelt <palmer@...belt.com>
To: bp@...en8.de
CC: yash.shah@...ive.com, robh+dt@...nel.org,
Paul Walmsley <paul.walmsley@...ive.com>, mchehab@...nel.org,
tony.luck@...el.com, aou@...s.berkeley.edu, james.morse@....com,
rrichter@...vell.com, devicetree@...r.kernel.org,
linux-riscv@...ts.infradead.org, linux-kernel@...r.kernel.org,
linux-edac@...r.kernel.org, sachin.ghadi@...ive.com
Subject: Re: [PATCH 0/3] SiFive DDR controller and EDAC support
On Tue, 25 Aug 2020 09:19:58 PDT (-0700), bp@...en8.de wrote:
> On Tue, Aug 25, 2020 at 09:02:54AM -0700, Palmer Dabbelt wrote:
>> Thanks. These look good to me and I'm happy to take them through the RISC-V
>> tree, but I'm going to wait for a bit to see if there are any comments from the
>> maintainers of the various subsystems before doing so.
>
> I'll have a look at the EDAC bits these days and give you an ACK if
> they're ok.
Thanks!
Powered by blists - more mailing lists