| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Date: Mon, 14 Sep 2020 17:09:55 +0300
From: Eugen Hristev <eugen.hristev@...rochip.com>
To: <vkoul@...nel.org>, <robh+dt@...nel.org>,
<tudor.ambarus@...rochip.com>, <ludovic.desroches@...rochip.com>
CC: <dmaengine@...r.kernel.org>, <devicetree@...r.kernel.org>,
<linux-arm-kernel@...ts.infradead.org>,
<linux-kernel@...r.kernel.org>, <nicolas.ferre@...rochip.com>,
Eugen Hristev <eugen.hristev@...rochip.com>
Subject: [PATCH 6/7] dt-bindings: dmaengine: at_xdmac: add optional microchip,m2m property
Add optional microchip,m2m property that specifies if a controller is
dedicated to memory to memory operations only.
Signed-off-by: Eugen Hristev <eugen.hristev@...rochip.com>
---
Documentation/devicetree/bindings/dma/atmel-xdma.txt | 6 ++++++
1 file changed, 6 insertions(+)
diff --git a/Documentation/devicetree/bindings/dma/atmel-xdma.txt b/Documentation/devicetree/bindings/dma/atmel-xdma.txt
index 510b7f25ba24..642da6b95a29 100644
--- a/Documentation/devicetree/bindings/dma/atmel-xdma.txt
+++ b/Documentation/devicetree/bindings/dma/atmel-xdma.txt
@@ -15,6 +15,12 @@ the dmas property of client devices.
interface identifier,
- bit 30-24: PERID, peripheral identifier.
+Optional properties:
+- microchip,m2m: this controller is connected on AXI only to memory and it's
+ dedicated to memory to memory DMA operations. If this option is
+ missing, it's assumed that the DMA controller is connected to
+ peripherals, thus it's a per2mem and mem2per.
+
Example:
dma1: dma-controller@...04000 {
--
2.25.1
Powered by blists - more mailing lists