linux-kernel - Re: [PATCH v2 0/6] clk: axi-clk-gen: misc updates to the driver

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Date:   Mon, 14 Sep 2020 19:41:38 -0700
From:   Moritz Fischer <mdf@...nel.org>
To:     Alexandru Ardelean <ardeleanalex@...il.com>
Cc:     Alexandru Ardelean <alexandru.ardelean@...log.com>,
        linux-clk@...r.kernel.org, linux-fpga@...r.kernel.org,
        LKML <linux-kernel@...r.kernel.org>, mturquette@...libre.com,
        Stephen Boyd <sboyd@...nel.org>,
        Moritz Fischer <mdf@...nel.org>
Subject: Re: [PATCH v2 0/6] clk: axi-clk-gen: misc updates to the driver

On Mon, Sep 14, 2020 at 11:11:05AM +0300, Alexandru Ardelean wrote:
> On Mon, Aug 10, 2020 at 4:41 PM Alexandru Ardelean
> <alexandru.ardelean@...log.com> wrote:
> >
> > These patches synchronize the driver with the current state in the
> > Analog Devices Linux tree:
> >   https://github.com/analogdevicesinc/linux/
> >
> > They have been in the tree for about 2-3, so they did receive some
> > testing.
> 
> Ping on this series.
> Do I need to do a re-send?

I've applied the FPGA one, the other ones should go through the clock
tree I think?

> 
> >
> > Highlights are:
> > * Add support for fractional dividers (Lars-Peter Clausen)
> > * Enable support for ZynqMP (UltraScale) (Dragos Bogdan)
> > * Support frequency limits for ZynqMP (Mathias Tausen)
> >   - And continued by Mircea Caprioru, to read them from the IP cores
> >
> > Changelog v1 -> v2:
> > - in patch 'include: fpga: adi-axi-common.h: add definitions for supported FPGAs'
> >   * converted enums to #define
> >   * added Intel FPGA definitions
> >   * added Device-Package definitions
> >   * added INTEL / XILINX in the define names
> >  definitions according to:
> >  https://github.com/analogdevicesinc/hdl/blob/4e438261aa319b1dda4c593c155218a93b1d869b/library/scripts/adi_intel_device_info_enc.tcl
> >  https://github.com/analogdevicesinc/hdl/blob/4e438261aa319b1dda4c593c155218a93b1d869b/library/scripts/adi_xilinx_device_info_enc.tcl
> >
> > Dragos Bogdan (1):
> >   clk: axi-clkgen: add support for ZynqMP (UltraScale)
> >
> > Lars-Peter Clausen (2):
> >   clk: axi-clkgen: Add support for fractional dividers
> >   clk: axi-clkgen: Set power bits for fractional mode
> >
> > Mathias Tausen (1):
> >   clk: axi-clkgen: Respect ZYNQMP PFD/VCO frequency limits
> >
> > Mircea Caprioru (2):
> >   include: fpga: adi-axi-common.h: add definitions for supported FPGAs
> >   clk: axi-clkgen: Add support for FPGA info
> >
> >  drivers/clk/Kconfig                 |   2 +-
> >  drivers/clk/clk-axi-clkgen.c        | 253 ++++++++++++++++++++++------
> >  include/linux/fpga/adi-axi-common.h | 103 +++++++++++
> >  3 files changed, 302 insertions(+), 56 deletions(-)
> >
> > --
> > 2.17.1
> >

Thanks,
Moritz