[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <160212240863.310579.5253840355657757088@swboyd.mtv.corp.google.com>
Date: Wed, 07 Oct 2020 19:00:08 -0700
From: Stephen Boyd <sboyd@...nel.org>
To: Hanks Chen <hanks.chen@...iatek.com>,
Michael Turquette <mturquette@...libre.com>
Cc: Matthias Brugger <matthias.bgg@...il.com>,
devicetree@...r.kernel.org, CC Hwang <cc.hwang@...iatek.com>,
Andy Teng <andy.teng@...iatek.com>,
Linus Walleij <linus.walleij@...aro.org>,
YueHaibing <yuehaibing@...wei.com>, linux-kernel@...r.kernel.org,
linux-clk@...r.kernel.org, linux-gpio@...r.kernel.org,
Rob Herring <robh+dt@...nel.org>,
linux-mediatek@...ts.infradead.org,
Loda Chou <loda.chou@...iatek.com>,
mtk01761 <wendell.lin@...iatek.com>,
linux-arm-kernel@...ts.infradead.org
Subject: Re: [PATCH v10 3/3] clk: mediatek: add UART0 clock support
Quoting Hanks Chen (2020-10-03 03:06:47)
> Hi Michael & Stephen,
>
> Please kindly let me know your comments about this patch.
> Thanks
>
What's the base for this patch? I tried applying to v5.9-rc1 and it
didn't work.
Powered by blists - more mailing lists