[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <CAOMZO5DxVQ1va4aviTkgC0O6+KmpkYvYDVPh7v2Ajqggq7aoow@mail.gmail.com>
Date: Wed, 14 Oct 2020 09:28:49 -0300
From: Fabio Estevam <festevam@...il.com>
To: Florian Fainelli <f.fainelli@...il.com>
Cc: Jim Quinlan <james.quinlan@...adcom.com>,
Stephen Rothwell <sfr@...b.auug.org.au>,
abhimanyu.saini@....com, Ioana Ciornei <ioana.ciornei@....com>,
Naresh Kamboju <naresh.kamboju@...aro.org>,
Joerg Roedel <joro@...tes.org>,
Robin Murphy <robin.murphy@....com>,
Poonam Aggrwal <poonam.aggrwal@....com>,
Rob Herring <robh@...nel.org>, Joerg Roedel <jroedel@...e.de>,
Arnd Bergmann <arnd@...db.de>,
Richard Weinberger <richard@....at>,
open list <linux-kernel@...r.kernel.org>,
lkft-triage@...ts.linaro.org,
Linux-Next Mailing List <linux-next@...r.kernel.org>,
linux-mtd@...ts.infradead.org,
Miquel Raynal <miquel.raynal@...tlin.com>,
Suram Suram <suram@....com>, masonccyang@...c.com.tw,
Will Deacon <will@...nel.org>,
"Z.Q. Hou" <Zhiqiang.Hou@....com>, Christoph Hellwig <hch@....de>
Subject: Re: arm-smmu 5000000.iommu: Cannot accommodate DMA offset for IOMMU
page tables
Hi Florian,
On Sun, Oct 11, 2020 at 6:59 PM Florian Fainelli <f.fainelli@...il.com> wrote:
> however the NAND warning still remains. Someone else familiar with these
> NXP development boards should fix the DTS so as to provide the require
> ECC strength property.
The ECC NAND warning looks like a regression.
I had originally reported it for an imx27 board and now I also pointed
out that it also affects Layerscape:
https://lore.kernel.org/linux-mtd/20201013193652.0c535c7c@xps13/T/#m09fad7eacdf86aee0834bbd8863d6d5ee2e69f8c
Thanks,
Fabio Estevam
Powered by blists - more mailing lists