linux-kernel - [PATCH v2 4/5] ARM: mstar: Add gpio controller to MStar base dtsi

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Date:   Mon, 19 Oct 2020 23:10:07 +0900
From:   Daniel Palmer <daniel@...f.com>
To:     linux-gpio@...r.kernel.org
Cc:     devicetree@...r.kernel.org, arm-kernel@...ts.infradead.org,
        linux-kernel@...r.kernel.org, linus.walleij@...aro.org,
        Daniel Palmer <daniel@...f.com>
Subject: [PATCH v2 4/5] ARM: mstar: Add gpio controller to MStar base dtsi

The GPIO controller is at the same address in all of the
currently known chips so create a node for it in the base
dtsi.

Some extra properties are needed to actually use it so
disable it by default.

Signed-off-by: Daniel Palmer <daniel@...f.com>
---
 arch/arm/boot/dts/mstar-v7.dtsi | 10 ++++++++++
 1 file changed, 10 insertions(+)

diff --git a/arch/arm/boot/dts/mstar-v7.dtsi b/arch/arm/boot/dts/mstar-v7.dtsi
index f07880561e11..81369bc07f78 100644
--- a/arch/arm/boot/dts/mstar-v7.dtsi
+++ b/arch/arm/boot/dts/mstar-v7.dtsi
@@ -109,6 +109,16 @@ l3bridge: l3bridge@...400 {
 				reg = <0x204400 0x200>;
 			};
 
+			gpio: gpio@...800 {
+				#gpio-cells = <2>;
+				reg = <0x207800 0x200>;
+				gpio-controller;
+				#interrupt-cells = <2>;
+				interrupt-controller;
+				interrupt-parent = <&intc_fiq>;
+				status = "disabled";
+			};
+
 			pm_uart: uart@...000 {
 				compatible = "ns16550a";
 				reg = <0x221000 0x100>;
-- 
2.28.0