[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <8ebe6707-5f83-58d3-b895-e193a191f48a@amd.com>
Date: Wed, 28 Oct 2020 12:01:29 +0530
From: "Singh, Sandeep" <ssingh1@....com>
To: Mathias Nyman <mathias.nyman@...ux.intel.com>,
Sandeep Singh <Sandeep.Singh@....com>, mathias.nyman@...el.com,
gregkh@...uxfoundation.org, linux-usb@...r.kernel.org,
linux-kernel@...r.kernel.org, sanket.goswami@....com,
Nehal-bakulchandra.Shah@....com
Cc: Shyam-sundar.S-k@....com
Subject: Re: [PATCH v2] usb: xhci: Workaround for S3 issue on AMD SNPS 3.0 xHC
On 10/26/2020 8:16 PM, Mathias Nyman wrote:
> [CAUTION: External Email]
>
> On 23.10.2020 16.15, Sandeep Singh wrote:
>> From: Sandeep Singh <sandeep.singh@....com>
>>
>> On some platform of AMD, S3 fails with HCE and SRE errors. To fix this,
>> need to disable a bit which is enable in sparse controller.
>>
>> Signed-off-by: Sanket Goswami <Sanket.Goswami@....com>
>> Signed-off-by: Sandeep Singh <sandeep.singh@....com>
>> ---
>> Changes since v1:(https://nam11.safelinks.protection.outlook.com/?url=https%3A%2F%2Flkml.org%2Flkml%2F2020%2F10%2F23%2F368&data=04%7C01%7CSandeep.Singh%40amd.com%7Ca8900bc99ca441507cc408d879bdc5e9%7C3dd8961fe4884e608e11a82d994e183d%7C0%7C0%7C637393203258053573%7CUnknown%7CTWFpbGZsb3d8eyJWIjoiMC4wLjAwMDAiLCJQIjoiV2luMzIiLCJBTiI6Ik1haWwiLCJXVCI6Mn0%3D%7C1000&sdata=GM7TXOawh6nLZaX1ABZLlptYeyoUSMHnwhCxbY6zFZI%3D&reserved=0)
>> -> Add xhci.h changes
>>
> Added to queue.
> This looks like it should go to stable as well.
Thanks Mathias , please help to queue this up from 4.19+.
Regards
Sandeep
>
> -Mathias
Powered by blists - more mailing lists