[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Date: Wed, 11 Nov 2020 12:45:02 +0100
From: Ulf Hansson <ulf.hansson@...aro.org>
To: Dmitry Osipenko <digetx@...il.com>,
Rob Herring <robh+dt@...nel.org>
Cc: Thierry Reding <thierry.reding@...il.com>,
Jonathan Hunter <jonathanh@...dia.com>,
Alan Stern <stern@...land.harvard.edu>,
Peter Chen <Peter.Chen@....com>,
Mark Brown <broonie@...nel.org>,
Liam Girdwood <lgirdwood@...il.com>,
Adrian Hunter <adrian.hunter@...el.com>,
Krzysztof Kozlowski <krzk@...nel.org>,
Greg Kroah-Hartman <gregkh@...uxfoundation.org>,
Lee Jones <lee.jones@...aro.org>,
Uwe Kleine-König
<u.kleine-koenig@...gutronix.de>,
Mauro Carvalho Chehab <mchehab@...nel.org>,
Marek Szyprowski <m.szyprowski@...sung.com>,
Peter Geis <pgwipeout@...il.com>,
Nicolas Chauvet <kwizart@...il.com>,
linux-samsung-soc <linux-samsung-soc@...r.kernel.org>,
driverdevel <devel@...verdev.osuosl.org>,
Linux USB List <linux-usb@...r.kernel.org>,
linux-pwm@...r.kernel.org,
"linux-mmc@...r.kernel.org" <linux-mmc@...r.kernel.org>,
Linux Kernel Mailing List <linux-kernel@...r.kernel.org>,
DTML <devicetree@...r.kernel.org>,
dri-devel <dri-devel@...ts.freedesktop.org>,
Linux Media Mailing List <linux-media@...r.kernel.org>,
linux-tegra <linux-tegra@...r.kernel.org>
Subject: Re: [PATCH v1 01/30] dt-bindings: host1x: Document OPP and voltage
regulator properties
On Thu, 5 Nov 2020 at 00:44, Dmitry Osipenko <digetx@...il.com> wrote:
>
> Document new DVFS OPP table and voltage regulator properties of the
> Host1x bus and devices sitting on the bus.
>
> Signed-off-by: Dmitry Osipenko <digetx@...il.com>
> ---
> .../display/tegra/nvidia,tegra20-host1x.txt | 56 +++++++++++++++++++
> 1 file changed, 56 insertions(+)
>
> diff --git a/Documentation/devicetree/bindings/display/tegra/nvidia,tegra20-host1x.txt b/Documentation/devicetree/bindings/display/tegra/nvidia,tegra20-host1x.txt
> index 34d993338453..0593c8df70bb 100644
> --- a/Documentation/devicetree/bindings/display/tegra/nvidia,tegra20-host1x.txt
> +++ b/Documentation/devicetree/bindings/display/tegra/nvidia,tegra20-host1x.txt
> @@ -20,6 +20,18 @@ Required properties:
> - reset-names: Must include the following entries:
> - host1x
>
> +Optional properties:
> +- operating-points-v2: See ../bindings/opp/opp.txt for details.
> +- core-supply: Phandle of voltage regulator of the SoC "core" power domain.
> +
> +For each opp entry in 'operating-points-v2' table of host1x and its modules:
> +- opp-supported-hw: One bitfield indicating:
> + On Tegra20: SoC process ID mask
> + On Tegra30+: SoC speedo ID mask
> +
> + A bitwise AND is performed against the value and if any bit
> + matches, the OPP gets enabled.
> +
> Each host1x client module having to perform DMA through the Memory Controller
> should have the interconnect endpoints set to the Memory Client and External
> Memory respectively.
> @@ -45,6 +57,8 @@ of the following host1x client modules:
> - interconnect-names: Must include name of the interconnect path for each
> interconnect entry. Consult TRM documentation for information about
> available memory clients, see MEMORY CONTROLLER section.
> + - core-supply: Phandle of voltage regulator of the SoC "core" power domain.
> + - operating-points-v2: See ../bindings/opp/opp.txt for details.
>
As discussed in the thread for the cover-letter.
We already have DT bindings for power-domains (providers and
consumers). Please use them instead of adding SoC specific bindings to
each peripheral device.
[...]
Kind regards
Uffe
Powered by blists - more mailing lists