[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <9811370c4350a812ddabc5b9b86aa2a4@walle.cc>
Date: Thu, 03 Dec 2020 15:41:39 +0100
From: Michael Walle <michael@...le.cc>
To: Tudor.Ambarus@...rochip.com
Cc: linux-mtd@...ts.infradead.org, linux-kernel@...r.kernel.org,
miquel.raynal@...tlin.com, richard@....at, vigneshr@...com,
boris.brezillon@...labora.com, stable@...r.kernel.org
Subject: Re: [PATCH v7 1/7] mtd: spi-nor: sst: fix BPn bits for the
SST25VF064C
Am 2020-12-03 15:40, schrieb Tudor.Ambarus@...rochip.com:
> On 12/3/20 1:00 AM, Michael Walle wrote:
>> --- a/drivers/mtd/spi-nor/sst.c
>> +++ b/drivers/mtd/spi-nor/sst.c
>> @@ -18,7 +18,8 @@ static const struct flash_info sst_parts[] = {
>> SECT_4K | SST_WRITE) },
>> { "sst25vf032b", INFO(0xbf254a, 0, 64 * 1024, 64,
>> SECT_4K | SST_WRITE) },
>> - { "sst25vf064c", INFO(0xbf254b, 0, 64 * 1024, 128, SECT_4K) },
>> + { "sst25vf064c", INFO(0xbf254b, 0, 64 * 1024, 128,
>> + SECT_4K | SPI_NOR_4BIT_BP) },
>
> And I would put 1/7 after 4/7, so that I can set the locking flags
> in some order: SPI_NOR_HAS_LOCK | SPI_NOR_4BIT_BP. We first indicate
> that the flash supports locking, and then what kind of locking, BP3,
> and not the other way around.
If that patch shouldn't make it into stable, then yes. otherwise, I've
put these patches first to not cause merge conflicts.
-michael
Powered by blists - more mailing lists