| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-Id: <20201227130407.10991-5-wsa+renesas@sang-engineering.com>
Date: Sun, 27 Dec 2020 14:04:05 +0100
From: Wolfram Sang <wsa+renesas@...g-engineering.com>
To: linux-renesas-soc@...r.kernel.org
Cc: Tho Vu <tho.vu.wh@...esas.com>,
Wolfram Sang <wsa+renesas@...g-engineering.com>,
Geert Uytterhoeven <geert+renesas@...der.be>,
Magnus Damm <magnus.damm@...il.com>,
Rob Herring <robh+dt@...nel.org>, devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org
Subject: [PATCH 4/5] arm64: dts: renesas: falcon: Add Ethernet-AVB support
From: Tho Vu <tho.vu.wh@...esas.com>
Define the Falcon board dependent part of the Ethernet-AVB device nodes.
Only AVB0 was tested because it was the only port with a PHY on current
hardware.
Signed-off-by: Tho Vu <tho.vu.wh@...esas.com>
[wsa: rebased]
Signed-off-by: Wolfram Sang <wsa+renesas@...g-engineering.com>
---
.../boot/dts/renesas/r8a779a0-falcon.dts | 195 ++++++++++++++++++
1 file changed, 195 insertions(+)
diff --git a/arch/arm64/boot/dts/renesas/r8a779a0-falcon.dts b/arch/arm64/boot/dts/renesas/r8a779a0-falcon.dts
index f7f62fc40429..f5f27dece6ee 100644
--- a/arch/arm64/boot/dts/renesas/r8a779a0-falcon.dts
+++ b/arch/arm64/boot/dts/renesas/r8a779a0-falcon.dts
@@ -7,6 +7,7 @@
/dts-v1/;
#include "r8a779a0-falcon-cpu.dtsi"
+#include <dt-bindings/gpio/gpio.h>
/ {
model = "Renesas Falcon CPU and Breakout boards based on r8a779a0";
@@ -21,6 +22,97 @@ chosen {
};
};
+&avb0 {
+ pinctrl-0 = <&avb0_pins>;
+ pinctrl-names = "default";
+ phy-handle = <&phy0>;
+ phy-mode = "rgmii-txid";
+ status = "okay";
+
+ phy0: ethernet-phy@0 {
+ rxc-skew-ps = <1500>;
+ reg = <0>;
+ interrupt-parent = <&gpio4>;
+ interrupts = <16 IRQ_TYPE_LEVEL_LOW>;
+ reset-gpios = <&gpio4 15 GPIO_ACTIVE_LOW>;
+ };
+};
+
+&avb1 {
+ pinctrl-0 = <&avb1_pins>;
+ pinctrl-names = "default";
+ phy-handle = <&phy1>;
+ phy-mode = "rgmii-txid";
+
+ phy1: ethernet-phy@1 {
+ rxc-skew-ps = <1500>;
+ reg = <0>;
+ interrupt-parent = <&gpio5>;
+ interrupts = <16 IRQ_TYPE_LEVEL_LOW>;
+ reset-gpios = <&gpio5 15 GPIO_ACTIVE_LOW>;
+ };
+};
+
+&avb2 {
+ pinctrl-0 = <&avb2_pins>;
+ pinctrl-names = "default";
+ phy-handle = <&phy2>;
+ phy-mode = "rgmii-txid";
+
+ phy2: ethernet-phy@2 {
+ rxc-skew-ps = <1500>;
+ reg = <0>;
+ interrupt-parent = <&gpio6>;
+ interrupts = <16 IRQ_TYPE_LEVEL_LOW>;
+ reset-gpios = <&gpio6 15 GPIO_ACTIVE_LOW>;
+ };
+};
+
+&avb3 {
+ pinctrl-0 = <&avb3_pins>;
+ pinctrl-names = "default";
+ phy-handle = <&phy3>;
+ phy-mode = "rgmii-txid";
+
+ phy3: ethernet-phy@3{
+ rxc-skew-ps = <1500>;
+ reg = <0>;
+ interrupt-parent = <&gpio7>;
+ interrupts = <16 IRQ_TYPE_LEVEL_LOW>;
+ reset-gpios = <&gpio7 15 GPIO_ACTIVE_LOW>;
+ };
+};
+
+&avb4 {
+ pinctrl-0 = <&avb4_pins>;
+ pinctrl-names = "default";
+ phy-handle = <&phy4>;
+ phy-mode = "rgmii-txid";
+
+ phy4: ethernet-phy@4 {
+ rxc-skew-ps = <1500>;
+ reg = <0>;
+ interrupt-parent = <&gpio8>;
+ interrupts = <16 IRQ_TYPE_LEVEL_LOW>;
+ reset-gpios = <&gpio8 15 GPIO_ACTIVE_LOW>;
+ };
+};
+
+&avb5 {
+ pinctrl-0 = <&avb5_pins>;
+ pinctrl-names = "default";
+ phy-handle = <&phy5>;
+ phy-mode = "rgmii-txid";
+
+ phy5: ethernet-phy@5 {
+ rxc-skew-ps = <1500>;
+ reg = <0>;
+ interrupt-parent = <&gpio9>;
+ interrupts = <16 IRQ_TYPE_LEVEL_LOW>;
+ reset-gpios = <&gpio9 15 GPIO_ACTIVE_LOW>;
+ };
+};
+
&i2c0 {
pinctrl-0 = <&i2c0_pins>;
pinctrl-names = "default";
@@ -78,6 +170,109 @@ &i2c6 {
};
&pfc {
+ avb0_pins: avb0 {
+ mux {
+ groups = "avb0_link", "avb0_mdio", "avb0_rgmii", "avb0_txcrefclk";
+ function = "avb0";
+ };
+
+ pins_mdio {
+ groups = "avb0_mdio";
+ drive-strength = <21>;
+ };
+
+ pins_mii_tx {
+ groups = "avb0_rgmii";
+ drive-strength = <21>;
+ };
+
+ };
+
+ avb1_pins: avb1 {
+ mux {
+ groups = "avb1_link", "avb1_mdio", "avb1_rgmii", "avb1_txcrefclk";
+ function = "avb1";
+ };
+
+ pins_mdio {
+ groups = "avb1_mdio";
+ drive-strength = <21>;
+ };
+
+ pins_mii_tx {
+ groups = "avb1_rgmii";
+ drive-strength = <21>;
+ };
+ };
+
+ avb2_pins: avb2 {
+ mux {
+ groups = "avb2_link", "avb2_mdio", "avb2_rgmii", "avb2_txcrefclk";
+ function = "avb2";
+ };
+
+ pins_mdio {
+ groups = "avb2_mdio";
+ drive-strength = <21>;
+ };
+
+ pins_mii_tx {
+ groups = "avb2_rgmii";
+ drive-strength = <21>;
+ };
+ };
+
+ avb3_pins: avb3 {
+ mux {
+ groups = "avb3_link", "avb3_mdio", "avb3_rgmii", "avb3_txcrefclk";
+ function = "avb3";
+ };
+
+ pins_mdio {
+ groups = "avb3_mdio";
+ drive-strength = <21>;
+ };
+
+ pins_mii_tx {
+ groups = "avb3_rgmii";
+ drive-strength = <21>;
+ };
+ };
+
+ avb4_pins: avb4 {
+ mux {
+ groups = "avb4_link", "avb4_mdio", "avb4_rgmii", "avb4_txcrefclk";
+ function = "avb4";
+ };
+
+ pins_mdio {
+ groups = "avb4_mdio";
+ drive-strength = <21>;
+ };
+
+ pins_mii_tx {
+ groups = "avb4_rgmii";
+ drive-strength = <21>;
+ };
+ };
+
+ avb5_pins: avb5 {
+ mux {
+ groups = "avb5_link", "avb5_mdio", "avb5_rgmii", "avb5_txcrefclk";
+ function = "avb5";
+ };
+
+ pins_mdio {
+ groups = "avb5_mdio";
+ drive-strength = <21>;
+ };
+
+ pins_mii_tx {
+ groups = "avb5_rgmii";
+ drive-strength = <21>;
+ };
+ };
+
i2c0_pins: i2c0 {
groups = "i2c0";
function = "i2c0";
--
2.29.2
Powered by blists - more mailing lists