lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Date:   Mon, 28 Dec 2020 08:27:12 +0800
From:   Huacai Chen <chenhc@...ote.com>
To:     Qing Zhang <zhangqing@...ngson.cn>
Cc:     Mark Brown <broonie@...nel.org>, Rob Herring <robh+dt@...nel.org>,
        ThomasBogendoerfer <tsbogend@...ha.franken.de>,
        linux-spi@...r.kernel.org, Jiaxun Yang <jiaxun.yang@...goat.com>,
        devicetree@...r.kernel.org,
        "open list:MIPS" <linux-mips@...r.kernel.org>,
        LKML <linux-kernel@...r.kernel.org>
Subject: Re: [PATCH v5 3/4] MIPS: Loongson64: DTS: Add SPI support to LS7A

Reviewed-by: Huacai Chen <chenhuacai@...nel.org>

On Sat, Dec 26, 2020 at 5:16 PM Qing Zhang <zhangqing@...ngson.cn> wrote:
>
> Add spi support.
>
> Signed-off-by: Qing Zhang <zhangqing@...ngson.cn>
> ---
>
> v2:
> - Add spi about pci device DT
>
> v3:
> - Remove spiflash node
>
> v4:
> - Remove useless compatible
>
> v5:
> - Remove num-chipselects
>
> ---
>  arch/mips/boot/dts/loongson/ls7a-pch.dtsi | 9 +++++++++
>  1 file changed, 9 insertions(+)
>
> diff --git a/arch/mips/boot/dts/loongson/ls7a-pch.dtsi b/arch/mips/boot/dts/loongson/ls7a-pch.dtsi
> index f99a7a1..dba717d 100644
> --- a/arch/mips/boot/dts/loongson/ls7a-pch.dtsi
> +++ b/arch/mips/boot/dts/loongson/ls7a-pch.dtsi
> @@ -405,6 +405,15 @@
>                                 interrupt-map-mask = <0 0 0 0>;
>                                 interrupt-map = <0 0 0 0 &pic 39 IRQ_TYPE_LEVEL_HIGH>;
>                         };
> +
> +                       spi@16,0 {
> +                               compatible = "pci0014,7a0b.0",
> +                                                  "pci0014,7a0b",
> +                                                  "pciclass088000",
> +                                                  "pciclass0880";
> +
> +                               reg = <0xb000 0x0 0x0 0x0 0x0>;
> +                       };
>                 };
>
>                 isa {
> --
> 2.1.0
>

Powered by blists - more mailing lists