[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <0c89f4c7-94f2-2653-f951-3c4191c9f4e5@ti.com>
Date: Fri, 8 Jan 2021 16:31:24 +0530
From: Kishon Vijay Abraham I <kishon@...com>
To: Rob Herring <robh@...nel.org>
CC: Vinod Koul <vkoul@...nel.org>, Nishanth Menon <nm@...com>,
Swapnil Jakhade <sjakhade@...ence.com>,
Peter Rosin <peda@...ntia.se>, <linux-kernel@...r.kernel.org>,
<devicetree@...r.kernel.org>,
<linux-arm-kernel@...ts.infradead.org>
Subject: Re: [PATCH 4/7] dt-bindings: ti-serdes-mux: Add defines for AM64 SoC
Hi Rob,
On 08/01/21 8:33 am, Rob Herring wrote:
> On Thu, Dec 24, 2020 at 05:12:47PM +0530, Kishon Vijay Abraham I wrote:
>> AM64 has a single lane SERDES which can be configured to be used
>> with either PCIe or USB. Define the possilbe values for the SERDES
>> function in AM64 SoC here.
>
> Doesn't look like this is used? Would the common phy modes work?
This will be used when the dts files are added.
Thanks
Kishon
>>
>> Signed-off-by: Kishon Vijay Abraham I <kishon@...com>
>> ---
>> include/dt-bindings/mux/ti-serdes.h | 4 ++++
>> 1 file changed, 4 insertions(+)
>>
>> diff --git a/include/dt-bindings/mux/ti-serdes.h b/include/dt-bindings/mux/ti-serdes.h
>> index 9047ec6bd3cf..68e0f76deed1 100644
>> --- a/include/dt-bindings/mux/ti-serdes.h
>> +++ b/include/dt-bindings/mux/ti-serdes.h
>> @@ -90,4 +90,8 @@
>> #define J7200_SERDES0_LANE3_USB 0x2
>> #define J7200_SERDES0_LANE3_IP4_UNUSED 0x3
>>
>> +/* AM64 */
>> +#define AM64_SERDES0_LANE0_PCIE0 0x0
>> +#define AM64_SERDES0_LANE0_USB 0x1
>> +
>> #endif /* _DT_BINDINGS_MUX_TI_SERDES */
>> --
>> 2.17.1
>>
Powered by blists - more mailing lists