[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <X/2c9BiqgURAJWCa@ulmo>
Date: Tue, 12 Jan 2021 13:58:28 +0100
From: Thierry Reding <thierry.reding@...il.com>
To: Peter Geis <pgwipeout@...il.com>
Cc: Michael Turquette <mturquette@...libre.com>,
Stephen Boyd <sboyd@...nel.org>,
Peter De Schrijver <pdeschrijver@...dia.com>,
Prashant Gaikwad <pgaikwad@...dia.com>,
Jonathan Hunter <jonathanh@...dia.com>,
Jaroslav Kysela <perex@...ex.cz>,
Takashi Iwai <tiwai@...e.com>,
Sameer Pujar <spujar@...dia.com>,
Mohan Kumar <mkumard@...dia.com>, linux-clk@...r.kernel.org,
linux-tegra@...r.kernel.org, linux-kernel@...r.kernel.org,
alsa-devel@...a-project.org, Ion Agorria <ion@...rria.com>
Subject: Re: [PATCH v2 1/2] clk: tegra30: Add hda clock default rates to
clock driver
On Fri, Jan 08, 2021 at 01:59:12PM +0000, Peter Geis wrote:
> Current implementation defaults the hda clocks to clk_m. This causes hda
> to run too slow to operate correctly. Fix this by defaulting to pll_p and
> setting the frequency to the correct rate.
>
> This matches upstream t124 and downstream t30.
>
> Acked-by: Jon Hunter <jonathanh@...dia.com>
> Tested-by: Ion Agorria <ion@...rria.com>
> Signed-off-by: Peter Geis <pgwipeout@...il.com>
> ---
> drivers/clk/tegra/clk-tegra30.c | 2 ++
> 1 file changed, 2 insertions(+)
Acked-by: Thierry Reding <treding@...dia.com>
Download attachment "signature.asc" of type "application/pgp-signature" (834 bytes)
Powered by blists - more mailing lists