lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Tue, 19 Jan 2021 18:55:10 +0800 From: Liguang Zhang <zhangliguang@...ux.alibaba.com> To: Catalin Marinas <catalin.marinas@....com>, Will Deacon <will@...nel.org> Cc: Anshuman Khandual <anshuman.khandual@....com>, Suzuki K Poulose <suzuki.poulose@....com>, Mark Brown <broonie@...nel.org>, gustavoars@...nel.org, Vincenzo Frascino <vincenzo.frascino@....com>, Dave Martin <Dave.Martin@....com>, linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org, Liguang Zhang <zhangliguang@...ux.alibaba.com> Subject: [PATCH] arm64/cpuinfo: Show right CPU architecture information CPU architecture is assigned to be a fixed value, it should be obtained from midr register. Signed-off-by: Liguang Zhang <zhangliguang@...ux.alibaba.com> --- arch/arm64/kernel/cpuinfo.c | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/arch/arm64/kernel/cpuinfo.c b/arch/arm64/kernel/cpuinfo.c index 77605aec25fe..0bd11e0fe9f2 100644 --- a/arch/arm64/kernel/cpuinfo.c +++ b/arch/arm64/kernel/cpuinfo.c @@ -191,7 +191,7 @@ static int c_show(struct seq_file *m, void *v) seq_printf(m, "CPU implementer\t: 0x%02x\n", MIDR_IMPLEMENTOR(midr)); - seq_printf(m, "CPU architecture: 8\n"); + seq_printf(m, "CPU architecture: %d\n", MIDR_ARCHITECTURE(midr)); seq_printf(m, "CPU variant\t: 0x%x\n", MIDR_VARIANT(midr)); seq_printf(m, "CPU part\t: 0x%03x\n", MIDR_PARTNUM(midr)); seq_printf(m, "CPU revision\t: %d\n\n", MIDR_REVISION(midr)); -- 2.19.1.6.gb485710b
Powered by blists - more mailing lists