| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <5ada4a8b-8852-f83c-040a-9ef5dac51de2@arm.com>
Date: Fri, 5 Feb 2021 11:48:32 +0000
From: Robin Murphy <robin.murphy@....com>
To: Keqian Zhu <zhukeqian1@...wei.com>, linux-kernel@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org, kvm@...r.kernel.org,
kvmarm@...ts.cs.columbia.edu, iommu@...ts.linux-foundation.org,
Jean-Philippe Brucker <jean-philippe@...aro.org>
Cc: Will Deacon <will@...nel.org>,
Alex Williamson <alex.williamson@...hat.com>,
Marc Zyngier <maz@...nel.org>,
Catalin Marinas <catalin.marinas@....com>,
Mark Rutland <mark.rutland@....com>, jiangkunkun@...wei.com,
Suzuki K Poulose <suzuki.poulose@....com>,
Cornelia Huck <cohuck@...hat.com>, lushenming@...wei.com,
Kirti Wankhede <kwankhede@...dia.com>,
James Morse <james.morse@....com>, wanghaibin.wang@...wei.com,
"Tian, Kevin" <kevin.tian@...el.com>
Subject: Re: [RFC PATCH 01/11] iommu/arm-smmu-v3: Add feature detection for
HTTU
On 2021-02-05 09:13, Keqian Zhu wrote:
> Hi Robin and Jean,
>
> On 2021/2/5 3:50, Robin Murphy wrote:
>> On 2021-01-28 15:17, Keqian Zhu wrote:
>>> From: jiangkunkun <jiangkunkun@...wei.com>
>>>
>>> The SMMU which supports HTTU (Hardware Translation Table Update) can
>>> update the access flag and the dirty state of TTD by hardware. It is
>>> essential to track dirty pages of DMA.
>>>
>>> This adds feature detection, none functional change.
>>>
>>> Co-developed-by: Keqian Zhu <zhukeqian1@...wei.com>
>>> Signed-off-by: Kunkun Jiang <jiangkunkun@...wei.com>
>>> ---
>>> drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.c | 16 ++++++++++++++++
>>> drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.h | 8 ++++++++
>>> include/linux/io-pgtable.h | 1 +
>>> 3 files changed, 25 insertions(+)
>>>
>>> diff --git a/drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.c b/drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.c
>>> index 8ca7415d785d..0f0fe71cc10d 100644
>>> --- a/drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.c
>>> +++ b/drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.c
>>> @@ -1987,6 +1987,7 @@ static int arm_smmu_domain_finalise(struct iommu_domain *domain,
>>> .pgsize_bitmap = smmu->pgsize_bitmap,
>>> .ias = ias,
>>> .oas = oas,
>>> + .httu_hd = smmu->features & ARM_SMMU_FEAT_HTTU_HD,
>>> .coherent_walk = smmu->features & ARM_SMMU_FEAT_COHERENCY,
>>> .tlb = &arm_smmu_flush_ops,
>>> .iommu_dev = smmu->dev,
>>> @@ -3224,6 +3225,21 @@ static int arm_smmu_device_hw_probe(struct arm_smmu_device *smmu)
>>> if (reg & IDR0_HYP)
>>> smmu->features |= ARM_SMMU_FEAT_HYP;
>>> + switch (FIELD_GET(IDR0_HTTU, reg)) {
>>
>> We need to accommodate the firmware override as well if we need this to be meaningful. Jean-Philippe is already carrying a suitable patch in the SVA stack[1].
> Robin, Thanks for pointing it out.
>
> Jean, I see that the IORT HTTU flag overrides the hardware register info unconditionally. I have some concern about it:
>
> If the override flag has HTTU but hardware doesn't support it, then driver will use this feature but receive access fault or permission fault from SMMU unexpectedly.
> 1) If IOPF is not supported, then kernel can not work normally.
> 2) If IOPF is supported, kernel will perform useless actions, such as HTTU based dma dirty tracking (this series).
Yes, if the IORT describes the SMMU incorrectly, things will not work
well. Just like if it describes the wrong base address or the wrong
interrupt numbers, things will also not work well. The point is that
incorrect firmware can be updated in the field fairly easily; incorrect
hardware can not.
Say the SMMU designer hard-codes the ID register field to 0x2 because
the SMMU itself is capable of HTTU, and they assume it's always going to
be wired up coherently, but then a customer integrates it to a
non-coherent interconnect. Firmware needs to override that value to
prevent an OS thinking that the claimed HTTU capability is ever going to
work.
Or say the SMMU *is* integrated correctly, but due to an erratum
discovered later in the interconnect or SMMU itself, it turns out DBM
doesn't always work reliably, but AF is still OK. Firmware needs to
downgrade the indicated level of support from that which was intended to
that which works reliably.
Or say someone forgets to set an integration tieoff so their SMMU
reports 0x0 even though it and the interconnect *can* happily support
HTTU. In that case, firmware may want to upgrade the value to *allow* an
OS to use HTTU despite the ID register being wrong.
> As the IORT spec doesn't give an explicit explanation for HTTU override, can we comprehend it as a mask for HTTU related hardware register?
> So the logic becomes: smmu->feature = HTTU override & IDR0_HTTU;
No, it literally states that the OS must use the value of the firmware
field *instead* of the value from the hardware field.
>>> + case IDR0_HTTU_NONE:
>>> + break;
>>> + case IDR0_HTTU_HA:
>>> + smmu->features |= ARM_SMMU_FEAT_HTTU_HA;
>>> + break;
>>> + case IDR0_HTTU_HAD:
>>> + smmu->features |= ARM_SMMU_FEAT_HTTU_HA;
>>> + smmu->features |= ARM_SMMU_FEAT_HTTU_HD;
>>> + break;
>>> + default:
>>> + dev_err(smmu->dev, "unknown/unsupported HTTU!\n");
>>> + return -ENXIO;
>>> + }
>>> +
>>> /*
>>> * The coherency feature as set by FW is used in preference to the ID
>>> * register, but warn on mismatch.
>>> diff --git a/drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.h b/drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.h
>>> index 96c2e9565e00..e91bea44519e 100644
>>> --- a/drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.h
>>> +++ b/drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.h
>>> @@ -33,6 +33,10 @@
>>> #define IDR0_ASID16 (1 << 12)
>>> #define IDR0_ATS (1 << 10)
>>> #define IDR0_HYP (1 << 9)
>>> +#define IDR0_HTTU GENMASK(7, 6)
>>> +#define IDR0_HTTU_NONE 0
>>> +#define IDR0_HTTU_HA 1
>>> +#define IDR0_HTTU_HAD 2
>>> #define IDR0_COHACC (1 << 4)
>>> #define IDR0_TTF GENMASK(3, 2)
>>> #define IDR0_TTF_AARCH64 2
>>> @@ -286,6 +290,8 @@
>>> #define CTXDESC_CD_0_TCR_TBI0 (1ULL << 38)
>>> #define CTXDESC_CD_0_AA64 (1UL << 41)
>>> +#define CTXDESC_CD_0_HD (1UL << 42)
>>> +#define CTXDESC_CD_0_HA (1UL << 43)
>>> #define CTXDESC_CD_0_S (1UL << 44)
>>> #define CTXDESC_CD_0_R (1UL << 45)
>>> #define CTXDESC_CD_0_A (1UL << 46)
>>> @@ -604,6 +610,8 @@ struct arm_smmu_device {
>>> #define ARM_SMMU_FEAT_RANGE_INV (1 << 15)
>>> #define ARM_SMMU_FEAT_BTM (1 << 16)
>>> #define ARM_SMMU_FEAT_SVA (1 << 17)
>>> +#define ARM_SMMU_FEAT_HTTU_HA (1 << 18)
>>> +#define ARM_SMMU_FEAT_HTTU_HD (1 << 19)
>>> u32 features;
>>> #define ARM_SMMU_OPT_SKIP_PREFETCH (1 << 0)
>>> diff --git a/include/linux/io-pgtable.h b/include/linux/io-pgtable.h
>>> index ea727eb1a1a9..1a00ea8562c7 100644
>>> --- a/include/linux/io-pgtable.h
>>> +++ b/include/linux/io-pgtable.h
>>> @@ -97,6 +97,7 @@ struct io_pgtable_cfg {
>>> unsigned long pgsize_bitmap;
>>> unsigned int ias;
>>> unsigned int oas;
>>> + bool httu_hd;
>>
>> This is very specific to the AArch64 stage 1 format, not a generic capability - I think it should be a quirk flag rather than a common field.
> OK, so BBML should be a quirk flag too?
>
> Though the word "quirk" is not suitable for HTTU and BBML, we have no other place to convey smmu feature to io-pgtable.
Indeed these features aren't decorative grooves on a piece of furniture,
but in the case of io-pgtable we're merely using "quirk" in its broadest
sense to imply something that differs from the baseline default
behaviour - ARM_MTK_EXT, ARM_TTBR1 and ARM_OUTER_WBWA (or whatever it's
called this week) are all just indicating extra hardware features
entirely comparable to HTTU; NON_STRICT is describing a similarly
intentional and desired software behaviour. In fact only ARM_NS
represents something that could be considered a "workaround".
Robin.
Powered by blists - more mailing lists