[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <331c242b-cf22-4d0e-a08c-b9dbb06f2f32@www.fastmail.com>
Date: Tue, 09 Mar 2021 13:14:52 +1030
From: "Andrew Jeffery" <andrew@...id.au>
To: "Rob Herring" <robh@...nel.org>
Cc: devicetree@...r.kernel.org,
"Chia-Wei, Wang" <chiawei_wang@...eedtech.com>,
"Tomer Maimon" <tmaimon77@...il.com>,
"Corey Minyard" <minyard@....org>, linux-gpio@...r.kernel.org,
"Avi Fishman" <avifishman70@...il.com>,
"Patrick Venture" <venture@...gle.com>, openbmc@...ts.ozlabs.org,
linux-kernel@...r.kernel.org, "Tali Perry" <tali.perry1@...il.com>,
linux-aspeed@...ts.ozlabs.org,
openipmi-developer@...ts.sourceforge.net,
"Lee Jones" <lee.jones@...aro.org>,
"Linus Walleij" <linus.walleij@...aro.org>,
linux-arm-kernel@...ts.infradead.org,
"Benjamin Fair" <benjaminfair@...gle.com>
Subject: Re: [PATCH 17/19] dt-bindings: ipmi: Add optional SerIRQ property to ASPEED KCS devices
On Sat, 6 Mar 2021, at 09:39, Rob Herring wrote:
> On Sat, Feb 20, 2021 at 12:55:21AM +1030, Andrew Jeffery wrote:
> > Allocating IO and IRQ resources to LPC devices is in-theory an operation
> > for the host, however ASPEED don't appear to expose this capability
> > outside the BMC (e.g. SuperIO). Instead, we are left with BMC-internal
> > registers for managing these resources, so introduce a devicetree
> > property for KCS devices to describe SerIRQ properties.
> >
> > Signed-off-by: Andrew Jeffery <andrew@...id.au>
> > ---
> > .../bindings/ipmi/aspeed,ast2400-kcs-bmc.yaml | 14 ++++++++++++++
> > 1 file changed, 14 insertions(+)
> >
> > diff --git a/Documentation/devicetree/bindings/ipmi/aspeed,ast2400-kcs-bmc.yaml b/Documentation/devicetree/bindings/ipmi/aspeed,ast2400-kcs-bmc.yaml
> > index 1c1cc4265948..808475a2c2ca 100644
> > --- a/Documentation/devicetree/bindings/ipmi/aspeed,ast2400-kcs-bmc.yaml
> > +++ b/Documentation/devicetree/bindings/ipmi/aspeed,ast2400-kcs-bmc.yaml
> > @@ -47,6 +47,18 @@ properties:
> > channels the status address is derived from the data address, but the
> > status address may be optionally provided.
> >
> > + aspeed,lpc-interrupts:
> > + $ref: "/schemas/types.yaml#/definitions/uint32-matrix"
> > + minItems: 1
> > + maxItems: 1
> > + description: |
> > + A 2-cell property expressing the LPC SerIRQ number and the interrupt
> > + level/sense encoding (specified in the standard fashion).
>
> That would be uint32-array with 'maxItems: 2'.
>
Ah, thanks.
Powered by blists - more mailing lists