[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <1616564059-8713-2-git-send-email-hongxing.zhu@nxp.com>
Date: Wed, 24 Mar 2021 13:34:17 +0800
From: Richard Zhu <hongxing.zhu@....com>
To: l.stach@...gutronix.de, andrew.smirnov@...il.com,
shawnguo@...nel.org, kw@...ux.com, bhelgaas@...gle.com,
stefan@...er.ch, lorenzo.pieralisi@....com
Cc: linux-pci@...r.kernel.org, linux-imx@....com,
linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org,
kernel@...gutronix.de, Richard Zhu <hongxing.zhu@....com>
Subject: [PATCH v2 1/3] dt-bindings: imx6q-pcie: add one regulator used to power up pcie phy
Both 1.8v and 3.3v power supplies can be used by i.MX8MQ PCIe PHY.
In default, the PCIE_VPH voltage is suggested to be 1.8v refer to data
sheet. When PCIE_VPH is supplied by 3.3v in the HW schematic design,
the VREG_BYPASS bits of GPR registers should be cleared from default
value 1b'1 to 1b'0. Thus, the internal 3v3 to 1v8 translator would be
turned on.
Signed-off-by: Richard Zhu <hongxing.zhu@....com>
---
Documentation/devicetree/bindings/pci/fsl,imx6q-pcie.txt | 6 ++++++
1 file changed, 6 insertions(+)
diff --git a/Documentation/devicetree/bindings/pci/fsl,imx6q-pcie.txt b/Documentation/devicetree/bindings/pci/fsl,imx6q-pcie.txt
index de4b2baf91e8..3248b7192ced 100644
--- a/Documentation/devicetree/bindings/pci/fsl,imx6q-pcie.txt
+++ b/Documentation/devicetree/bindings/pci/fsl,imx6q-pcie.txt
@@ -38,6 +38,12 @@ Optional properties:
The regulator will be enabled when initializing the PCIe host and
disabled either as part of the init process or when shutting down the
host.
+- vph-supply: Should specify the regulator in charge of PCIe PHY power.
+ On i.MX8MQ, both 1.8v and 3.3v power supplies can be used by i.MX8MQ PCIe
+ PHY. In default, the PCIE_VPH voltage is suggested to be 1.8v refer to data
+ sheet. When PCIE_VPH is supplied by 3.3v in the HW schematic design, the
+ VREG_BYPASS bits of GPR registers should be cleared from default value 1b'1
+ to 1b'0.
Additional required properties for imx6sx-pcie:
- clock names: Must include the following additional entries:
--
2.17.1
Powered by blists - more mailing lists