[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-ID: <5385012d-9f09-d7d9-7b6a-cef7de2d4056@gmx.de>
Date: Tue, 6 Apr 2021 21:05:34 +0200
From: Heinrich Schuchardt <xypron.glpk@....de>
To: Rob Herring <robh+dt@...nel.org>,
Paul Walmsley <paul.walmsley@...ive.com>,
Palmer Dabbelt <palmer@...belt.com>,
Albert Ou <aou@...s.berkeley.edu>
Cc: linux-kernel@...r.kernel.org, linux-riscv@...ts.infradead.org,
devicetree@...r.kernel.org
Subject: [RFC] dt-bindings: riscv: enum for riscv,isa
In Documentation/devicetree/bindings/riscv/cpus.yaml I find for riscv,isa:
enum:
- rv64imac
- rv64imafdc
This implies that 'rv64imafc' or 'rv64imafdqc' would be illegal values
while these combinations of extensions would be compliant with "The
RISC-V Instruction Set Manual".
To me it does not make much sense to try to enumerate all permissible
permutations of RISC-V extensions.
Shouldn't this enum be removed and replaced by examples?
Best regards
Heinrich
Powered by blists - more mailing lists