[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <20210420202803.GA16142@alpha.franken.de>
Date: Tue, 20 Apr 2021 22:28:03 +0200
From: Thomas Bogendoerfer <tsbogend@...ha.franken.de>
To: Marc Zyngier <maz@...nel.org>
Cc: Thomas Gleixner <tglx@...utronix.de>, linux-kernel@...r.kernel.org
Subject: Re: [PATCH] irqchip: Add support for IDT 79rc3243x interrupt
controller
On Tue, Apr 20, 2021 at 06:34:59PM +0100, Marc Zyngier wrote:
> On 2021-04-20 13:34, Thomas Bogendoerfer wrote:
> > IDT 79rc3243x SoCs have rather simple interrupt controllers connected
> > to the MIPS CPU interrupt lines. Each of them has room for up to
> > 32 interrupts.
> >
> > Signed-off-by: Thomas Bogendoerfer <tsbogend@...ha.franken.de>
>
> Is there a DT binding for this irqchip? The code looks fine, but
> it'd be good if the binding was merged at the same time as the driver.
I'll write one and send a v2.
Thomas.
--
Crap can work. Given enough thrust pigs will fly, but it's not necessarily a
good idea. [ RFC1925, 2.3 ]
Powered by blists - more mailing lists