linux-kernel - Re: [PATCH V4 1/4] dt-bindings: power: Add defines for i.MX8MM BLK-CTL power domains

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Date:   Mon, 10 May 2021 09:14:31 +0200
From:   Frieder Schrempf <frieder.schrempf@...tron.de>
To:     "Peng Fan (OSS)" <peng.fan@....nxp.com>, robh+dt@...nel.org,
        shawnguo@...nel.org, s.hauer@...gutronix.de
Cc:     kernel@...gutronix.de, festevam@...il.com, linux-imx@....com,
        p.zabel@...gutronix.de, l.stach@...gutronix.de, krzk@...nel.org,
        agx@...xcpu.org, marex@...x.de, andrew.smirnov@...il.com,
        devicetree@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
        linux-kernel@...r.kernel.org, ping.bai@....com, aford173@...il.com,
        abel.vesa@....com, Peng Fan <peng.fan@....com>
Subject: Re: [PATCH V4 1/4] dt-bindings: power: Add defines for i.MX8MM
 BLK-CTL power domains

On 10.05.21 06:07, Peng Fan (OSS) wrote:
> From: Peng Fan <peng.fan@....com>
> 
> Adding the defines for i.MX8MM BLK-CTL power domains.
> 
> Signed-off-by: Peng Fan <peng.fan@....com>

Reviewed-by: Frieder Schrempf <frieder.schrempf@...tron.de>

> ---
>  include/dt-bindings/power/imx8mm-power.h | 11 +++++++++++
>  1 file changed, 11 insertions(+)
> 
> diff --git a/include/dt-bindings/power/imx8mm-power.h b/include/dt-bindings/power/imx8mm-power.h
> index fc9c2e16aadc..a10266befa9c 100644
> --- a/include/dt-bindings/power/imx8mm-power.h
> +++ b/include/dt-bindings/power/imx8mm-power.h
> @@ -19,4 +19,15 @@
>  #define IMX8MM_POWER_DOMAIN_DISPMIX	10
>  #define IMX8MM_POWER_DOMAIN_MIPI	11
>  
> +#define IMX8MM_BLK_CTL_PD_VPU_G2		0
> +#define IMX8MM_BLK_CTL_PD_VPU_G1		1
> +#define IMX8MM_BLK_CTL_PD_VPU_H1		2
> +#define IMX8MM_BLK_CTL_PD_VPU_MAX		3
> +
> +#define IMX8MM_BLK_CTL_PD_DISPMIX_CSI_BRIDGE	0
> +#define IMX8MM_BLK_CTL_PD_DISPMIX_LCDIF		1
> +#define IMX8MM_BLK_CTL_PD_DISPMIX_MIPI_DSI	2
> +#define IMX8MM_BLK_CTL_PD_DISPMIX_MIPI_CSI	3
> +#define IMX8MM_BLK_CTL_PD_DISPMIX_MAX		4
> +
>  #endif
>