[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <d10d1edc-f79e-7fa4-93ca-e896d3ea6cba@collabora.com>
Date: Fri, 14 May 2021 11:14:14 +0200
From: Enric Balletbo i Serra <enric.balletbo@...labora.com>
To: Ikjoon Jang <ikjn@...omium.org>, linux-mediatek@...ts.infradead.org
Cc: Chun-Jie Chen <chun-jie.chen@...iatek.com>,
Weiyi Lu <weiyi.lu@...iatek.com>,
Matthias Brugger <matthias.bgg@...il.com>,
Rob Herring <robh+dt@...nel.org>, devicetree@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org
Subject: Re: [PATCH v2] arm64: dts: mt8183: Add power-domains properity to
mfgcfg
Hi Ikjoon,
Thank you for your patch.
On 14/4/21 9:31, Ikjoon Jang wrote:
> mfgcfg clock is under MFG_ASYNC power domain
>
> Signed-off-by: Weiyi Lu <weiyi.lu@...iatek.com>
> Signed-off-by: Ikjoon Jang <ikjn@...omium.org>
Reviewed-by: Enric Balletbo i Serra <enric.balletbo@...labora.com>
> ---
>
> Changes in v2:
> Fix a wrong power domain reference (scpsys to spm).
>
> Link(v1): https://patchwork.kernel.org/project/linux-mediatek/patch/20210224091742.1060508-1-ikjn@chromium.org/#23997681
>
> ---
> arch/arm64/boot/dts/mediatek/mt8183.dtsi | 1 +
> 1 file changed, 1 insertion(+)
>
> diff --git a/arch/arm64/boot/dts/mediatek/mt8183.dtsi b/arch/arm64/boot/dts/mediatek/mt8183.dtsi
> index 0ff7b67a6806..64813634c3df 100644
> --- a/arch/arm64/boot/dts/mediatek/mt8183.dtsi
> +++ b/arch/arm64/boot/dts/mediatek/mt8183.dtsi
> @@ -1116,6 +1116,7 @@ mfgcfg: syscon@...00000 {
> compatible = "mediatek,mt8183-mfgcfg", "syscon";
> reg = <0 0x13000000 0 0x1000>;
> #clock-cells = <1>;
> + power-domains = <&spm MT8183_POWER_DOMAIN_MFG_ASYNC>;
> };
>
> mmsys: syscon@...00000 {
>
Powered by blists - more mailing lists