linux-kernel - Re: [PATCH 5/7] arm64: dts: freescale: Add ddr subsys dtsi for imx8dxl

Open Source and information security mailing list archives

Message-ID: <CAA+hA=RNfWYaE81yYv5Dyt8QSXd_NTGcwjWwitiRNe4ZOtRWvw@mail.gmail.com>
Date:   Tue, 18 May 2021 15:54:25 +0800
From:   Dong Aisheng <dongas86@...il.com>
To:     Abel Vesa <abelvesa@...nel.org>
Cc:     Rob Herring <robh@...nel.org>, Shawn Guo <shawnguo@...nel.org>,
        Sascha Hauer <kernel@...gutronix.de>,
        Fabio Estevam <festevam@...il.com>,
        Jacky Bai <ping.bai@....com>,
        Dong Aisheng <aisheng.dong@....com>,
        NXP Linux Team <linux-imx@....com>,
        devicetree <devicetree@...r.kernel.org>,
        Linux Kernel Mailing List <linux-kernel@...r.kernel.org>,
        "moderated list:ARM/FREESCALE IMX / MXC ARM ARCHITECTURE" 
        <linux-arm-kernel@...ts.infradead.org>,
        Abel Vesa <abel.vesa@....com>
Subject: Re: [PATCH 5/7] arm64: dts: freescale: Add ddr subsys dtsi for imx8dxl

On Tue, May 18, 2021 at 1:16 AM <abelvesa@...nel.org> wrote:
>
> From: Jacky Bai <ping.bai@....com>
>
> Add the ddr subsys dtsi for i.MX8DXL. Additional db pmu is added
> compared to i.MX8QXP.
>
> Signed-off-by: Jacky Bai <ping.bai@....com>
> Signed-off-by: Abel Vesa <abel.vesa@....com>
> ---
>  .../boot/dts/freescale/imx8dxl-ss-ddr.dtsi    | 34 +++++++++++++++++++
>  1 file changed, 34 insertions(+)
>  create mode 100644 arch/arm64/boot/dts/freescale/imx8dxl-ss-ddr.dtsi
>
> diff --git a/arch/arm64/boot/dts/freescale/imx8dxl-ss-ddr.dtsi b/arch/arm64/boot/dts/freescale/imx8dxl-ss-ddr.dtsi
> new file mode 100644
> index 000000000000..640b43f5ae97
> --- /dev/null
> +++ b/arch/arm64/boot/dts/freescale/imx8dxl-ss-ddr.dtsi
> @@ -0,0 +1,34 @@
> +// SPDX-License-Identifier: GPL-2.0+
> +/*
> + * Copyright 2021 NXP
> + */
> +
> +&ddr_subsys {
> +       db_ipg_clk: clock-db-ipg {
> +               compatible = "fixed-clock";
> +               #clock-cells = <0>;
> +               clock-frequency = <456000000>;
> +               clock-output-names = "db_ipg_clk";
> +       };
> +
> +       db_pmu0: db-pmu@...40000 {
> +               compatible = "fsl,imx8dxl-db-pmu";
> +               reg = <0x5ca40000 0x10000>;
> +               interrupt-parent = <&gic>;
> +               interrupts = <GIC_SPI 338 IRQ_TYPE_LEVEL_HIGH>;
> +               clocks = <&db_pmu0_lpcg 1>, <&db_pmu0_lpcg 0>;

fix lpcg index

> +               clock-names = "ipg", "cnt";
> +               power-domains = <&pd IMX_SC_R_PERF>;
> +       };
> +
> +       db_pmu0_lpcg: clock-controller@...e0000 {
> +               compatible = "fsl,imx8qxp-lpcg";
> +               reg = <0x5cae0000 0x10000>;
> +               #clock-cells = <1>;
> +               clocks = <&db_ipg_clk>, <&db_ipg_clk>;
> +               bit-offset = <0 16>;

fix lpcg index by using macro

> +               clock-output-names = "perf_lpcg_cnt_clk",
> +                                    "perf_lpcg_ipg_clk";
> +               power-domains = <&pd IMX_SC_R_PERF>;
> +       };
> +};
> --
> 2.31.1
>
>
> _______________________________________________
> linux-arm-kernel mailing list
> linux-arm-kernel@...ts.infradead.org
> http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives