[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <YKOnf36z7bg+FOsH@vkoul-mobl.Dlink>
Date: Tue, 18 May 2021 17:09:43 +0530
From: Vinod Koul <vkoul@...nel.org>
To: Jonathan Marek <jonathan@...ek.ca>
Cc: linux-arm-msm@...r.kernel.org, robert.foss@...aro.org,
andrey.konovalov@...aro.org, Andy Gross <agross@...nel.org>,
Bjorn Andersson <bjorn.andersson@...aro.org>,
Michael Turquette <mturquette@...libre.com>,
Stephen Boyd <sboyd@...nel.org>,
open list <linux-kernel@...r.kernel.org>,
"open list:COMMON CLK FRAMEWORK" <linux-clk@...r.kernel.org>
Subject: Re: [PATCH 3/3] clk: qcom: Add camera clock controller driver for
SM8250
On 13-05-21, 13:52, Jonathan Marek wrote:
> +static const struct alpha_pll_config cam_cc_pll1_config = {
> + .l = 0x1F,
> + .alpha = 0x4000,
> + .config_ctl_val = 0x20485699,
> + .config_ctl_hi_val = 0x00002261,
> + .config_ctl_hi1_val = 0x329A699C,
lower hexes here and few other places as well
> +
> +static const struct alpha_pll_config cam_cc_pll2_config = {
> + .l = 0x4B,
> + //.cal_l = 0x4B,
debug artifact?
--
~Vinod
Powered by blists - more mailing lists