[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20210519060617.GA28397@lst.de>
Date: Wed, 19 May 2021 08:06:17 +0200
From: Christoph Hellwig <hch@....de>
To: Guo Ren <guoren@...nel.org>
Cc: Christoph Hellwig <hch@....de>, Anup Patel <anup.patel@....com>,
Palmer Dabbelt <palmerdabbelt@...gle.com>,
drew@...gleboard.org, wefu@...hat.com, lazyparser@...il.com,
linux-riscv <linux-riscv@...ts.infradead.org>,
Linux Kernel Mailing List <linux-kernel@...r.kernel.org>,
linux-arch <linux-arch@...r.kernel.org>,
linux-sunxi@...ts.linux.dev, Guo Ren <guoren@...ux.alibaba.com>
Subject: Re: [PATCH RFC 0/3] riscv: Add DMA_COHERENT support
On Wed, May 19, 2021 at 02:05:00PM +0800, Guo Ren wrote:
> Since the existing RISC-V ISA cannot solve this problem, it is better
> to provide some configuration for the SOC vendor to customize.
We've been talking about this problem for close to five years. So no,
if you don't manage to get the feature into the ISA it can't be
supported.
Powered by blists - more mailing lists