[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <CACRpkdZ829w3p+axRMBxQU7jyeWuyUew5MoFMSkuJ4dzpg9HgA@mail.gmail.com>
Date: Thu, 27 May 2021 02:17:54 +0200
From: Linus Walleij <linus.walleij@...aro.org>
To: Aswath Govindraju <a-govindraju@...com>,
Marc Zyngier <maz@...nel.org>
Cc: Vignesh Raghavendra <vigneshr@...com>,
Lokesh Vutla <lokeshvutla@...com>,
Grygorii Strashko <grygorii.strashko@...com>,
Kishon Vijay Abraham I <kishon@...com>,
Bartosz Golaszewski <bgolaszewski@...libre.com>,
Rob Herring <robh+dt@...nel.org>, Keerthy <j-keerthy@...com>,
"open list:GPIO SUBSYSTEM" <linux-gpio@...r.kernel.org>,
"open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS"
<devicetree@...r.kernel.org>,
linux-kernel <linux-kernel@...r.kernel.org>
Subject: Re: [PATCH] dt-bindings: gpio: gpio-davinci: Convert to json-schema
On Tue, May 11, 2021 at 11:01 AM Aswath Govindraju <a-govindraju@...com> wrote:
Just a drive-by comment (not your problem right now)
> + /* HW Interrupts mapped to GPIO pins */
> + interrupts = <GIC_SPI 120 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 121 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 122 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 123 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 124 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 125 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 126 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 127 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 128 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 129 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 130 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 131 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 132 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 133 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 134 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 135 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 136 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 137 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 138 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 139 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 140 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 141 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 142 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 143 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 144 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 145 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 146 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 147 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 148 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 149 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 150 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 151 IRQ_TYPE_EDGE_RISING>;
This is quite obviously a hiearchical interrupt controller. I think
this appeared in the kernel before the GIC could even deal with
hierarchical IRQs but it should really be fixed to make the platform
modern.
Yours,
Linus Walleij
Powered by blists - more mailing lists