[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-Id: <20210528192541.1120703-2-konrad.dybcio@somainline.org>
Date: Fri, 28 May 2021 21:25:41 +0200
From: Konrad Dybcio <konrad.dybcio@...ainline.org>
To: ~postmarketos/upstreaming@...ts.sr.ht
Cc: martin.botka@...ainline.org,
angelogioacchino.delregno@...ainline.org,
marijn.suijten@...ainline.org, jamipkettunen@...ainline.org,
Konrad Dybcio <konrad.dybcio@...ainline.org>,
Andy Gross <agross@...nel.org>,
Bjorn Andersson <bjorn.andersson@...aro.org>,
Michael Turquette <mturquette@...libre.com>,
Stephen Boyd <sboyd@...nel.org>, linux-arm-msm@...r.kernel.org,
linux-clk@...r.kernel.org, linux-kernel@...r.kernel.org,
Rob Herring <robh+dt@...nel.org>, devicetree@...r.kernel.org
Subject: [PATCH 2/2] arm64: dts: qcom: msm8996: Add support for the CBF clock
Add the CBF PLL register to the kryocc node and assign a frequency
to the clock.
This makes sure the core cluster interconnect is running at a decent
speed, so that it's no longer a pain to use the device with all cores
enabled.
Signed-off-by: Konrad Dybcio <konrad.dybcio@...ainline.org>
---
arch/arm64/boot/dts/qcom/msm8996.dtsi | 5 ++++-
1 file changed, 4 insertions(+), 1 deletion(-)
diff --git a/arch/arm64/boot/dts/qcom/msm8996.dtsi b/arch/arm64/boot/dts/qcom/msm8996.dtsi
index 10e6fecc9e13..99dc4068980d 100644
--- a/arch/arm64/boot/dts/qcom/msm8996.dtsi
+++ b/arch/arm64/boot/dts/qcom/msm8996.dtsi
@@ -2533,7 +2533,10 @@ apss_merge_funnel_out: endpoint {
kryocc: clock-controller@...0000 {
compatible = "qcom,msm8996-apcc";
- reg = <0x06400000 0x90000>;
+ reg = <0x06400000 0x90000>, <0x09a11000 0x10000>;
+
+ assigned-clocks = <&kryocc 2>;
+ assigned-clock-rates = <1382400000>;
clock-names = "xo";
clocks = <&xo_board>;
--
2.31.1
Powered by blists - more mailing lists