[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <162246723913.166961.16518962041830449812.b4-ty@nvidia.com>
Date: Mon, 31 May 2021 15:20:53 +0200
From: Thierry Reding <thierry.reding@...il.com>
To: Stephen Boyd <sboyd@...nel.org>,
Michael Turquette <mturquette@...libre.com>,
Thierry Reding <thierry.reding@...il.com>,
Prashant Gaikwad <pgaikwad@...dia.com>,
Dmitry Osipenko <digetx@...il.com>,
Peter De Schrijver <pdeschrijver@...dia.com>,
Jonathan Hunter <jonathanh@...dia.com>,
Michał Mirosław <mirq-linux@...e.qmqm.pl>
Cc: linux-clk@...r.kernel.org, linux-kernel@...r.kernel.org,
linux-tegra@...r.kernel.org, Rob Herring <robh+dt@...nel.org>,
devicetree@...r.kernel.org
Subject: Re: (subset) [PATCH v8 0/9] Couple improvements for Tegra clk driver
From: Thierry Reding <treding@...dia.com>
On Sun, 16 May 2021 19:30:32 +0300, Dmitry Osipenko wrote:
> This series fixes couple minor standalone problems of the Tegra clk
> driver and adds new features.
>
> Changelog:
>
> v8: - Replaced division with a shift, which was suggested by Michał Mirosław
> in a comment to "Handle thermal DIV2 CPU frequency throttling" v7 patch.
> Cortex A9 CPUs don't have hardware divider and shifting is a minor
> improvement here, nevertheless it's good to have it.
>
> [...]
Applied, thanks!
[9/9] dt-bindings: clock: tegra: Convert to schema
commit: c4a41429951890d0bf7c1ef49b1fa1c8dfb1a034
Best regards,
--
Thierry Reding <treding@...dia.com>
Powered by blists - more mailing lists