[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20210601225332.GA28151@linux.intel.com>
Date: Wed, 2 Jun 2021 06:53:32 +0800
From: Wong Vee Khee <vee.khee.wong@...ux.intel.com>
To: Andrew Lunn <andrew@...n.ch>
Cc: Giuseppe Cavallaro <peppe.cavallaro@...com>,
Alexandre Torgue <alexandre.torgue@...s.st.com>,
Jose Abreu <joabreu@...opsys.com>,
"David S . Miller" <davem@...emloft.net>,
Jakub Kicinski <kuba@...nel.org>,
Maxime Coquelin <mcoquelin.stm32@...il.com>,
netdev@...r.kernel.org, linux-stm32@...md-mailman.stormreply.com,
linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org
Subject: Re: [PATCH net-next 1/1] net: stmmac: enable platform specific
safety features
On Wed, Jun 02, 2021 at 12:11:57AM +0200, Andrew Lunn wrote:
> On Tue, Jun 01, 2021 at 09:52:35PM +0800, Wong Vee Khee wrote:
> > On Intel platforms, not all safety features are enabled on the hardware.
>
> Is it possible to read a register is determine what safety features
> have been synthesised?
>
No. The value of these registers after reset are 0x0. We need to set it
manually.
VK
Powered by blists - more mailing lists