[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <772bf62a-fb09-cec4-ed4d-ddbfc2832e2b@gmail.com>
Date: Thu, 3 Jun 2021 22:56:29 +0300
From: Dmitry Osipenko <digetx@...il.com>
To: Thierry Reding <thierry.reding@...il.com>,
Krzysztof Kozlowski <krzysztof.kozlowski@...onical.com>
Cc: linux-tegra@...r.kernel.org, linux-kernel@...r.kernel.org
Subject: Re: [PULL] memory: tegra: Changes for v5.14-rc1
03.06.2021 17:37, Thierry Reding пишет:
> memory: tegra: Changes for v5.14-rc1
>
> This stable tag contains Dmitry's power domain work, including all the
> necessary dependencies from the regulator, clock and ARM SoC trees.
>
> ----------------------------------------------------------------
> Dmitry Osipenko (18):
> clk: tegra30: Use 300MHz for video decoder by default
> clk: tegra: Fix refcounting of gate clocks
> clk: tegra: Ensure that PLLU configuration is applied properly
> clk: tegra: Halve SCLK rate on Tegra20
> clk: tegra: Don't allow zero clock rate for PLLs
> clk: tegra: cclk: Handle thermal DIV2 CPU frequency throttling
> clk: tegra: Mark external clocks as not having reset control
> clk: tegra: Don't deassert reset on enabling clocks
> regulator: core: Add regulator_sync_voltage_rdev()
> soc/tegra: regulators: Bump voltages on system reboot
This patch is a build dependency prerequisite for the "soc/tegra:
regulators: Support core domain state syncing" patch. Will you send a
new PR to Krzysztof with the remaining soc/tegra patches?
Powered by blists - more mailing lists