lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <5e7116ce-0cf0-2615-eaef-f4e0f653e86b@ti.com>
Date:   Wed, 9 Jun 2021 19:43:15 +0530
From:   Lokesh Vutla <lokeshvutla@...com>
To:     Vignesh Raghavendra <vigneshr@...com>, Nishanth Menon <nm@...com>
CC:     Rob Herring <robh+dt@...nel.org>, <devicetree@...r.kernel.org>,
        <linux-kernel@...r.kernel.org>,
        Linux ARM Mailing List <linux-arm-kernel@...ts.infradead.org>
Subject: Re: [PATCH] arm64: dts: ti: Drop reg-io-width/reg-shift from UART
 nodes



On 07/06/21 7:15 pm, Vignesh Raghavendra wrote:
> 8250_omap compatible UART IPs on all SoCs have registers aligned at 4
> byte address boundary and constant byte addressability. Thus there is no
> need for reg-io-width or reg-shift DT properties.  These properties are
> not used by 8250_omap driver nor documented as part of binding document.
> Therefore drop them.
> 
> This is in preparation to move omap-serial.txt to YAML format.
> 
> Signed-off-by: Vignesh Raghavendra <vigneshr@...com>

Reviewed-by: Lokesh Vutla <lokeshvutla@...com>

Thanks and regards,
Lokesh

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ