| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-Id: <20210616141107.291430-2-robert.foss@linaro.org>
Date: Wed, 16 Jun 2021 16:10:57 +0200
From: Robert Foss <robert.foss@...aro.org>
To: agross@...nel.org, bjorn.andersson@...aro.org,
mturquette@...libre.com, sboyd@...nel.org, robh+dt@...nel.org,
jonathan@...ek.ca, tdas@...eaurora.org,
linux-arm-msm@...r.kernel.org, linux-clk@...r.kernel.org,
devicetree@...r.kernel.org, linux-kernel@...r.kernel.org,
Vinod Koul <vinod.koul@...aro.org>
Cc: Robert Foss <robert.foss@...aro.org>
Subject: [RFC v1 01/11] clk: qcom: common: Add runtime init/suspend/resume
Ported over from the downstream driver. Is used by SM8350 DISPCC & VIDEOCC.
This patch includes support for initializing interconnect bandwidth voting.
Signed-off-by: Robert Foss <robert.foss@...aro.org>
---
drivers/clk/qcom/common.c | 92 +++++++++++++++++++++++++++++++++++++++
drivers/clk/qcom/common.h | 6 +++
2 files changed, 98 insertions(+)
diff --git a/drivers/clk/qcom/common.c b/drivers/clk/qcom/common.c
index 60d2a78d1395..1375c5de1bd1 100644
--- a/drivers/clk/qcom/common.c
+++ b/drivers/clk/qcom/common.c
@@ -3,13 +3,17 @@
* Copyright (c) 2013-2014, The Linux Foundation. All rights reserved.
*/
+#include <linux/clk.h>
#include <linux/export.h>
+#include <linux/interconnect.h>
#include <linux/module.h>
#include <linux/regmap.h>
#include <linux/platform_device.h>
#include <linux/clk-provider.h>
#include <linux/reset-controller.h>
#include <linux/of.h>
+#include <linux/pm_clock.h>
+#include <linux/pm_runtime.h>
#include "common.h"
#include "clk-rcg.h"
@@ -329,4 +333,92 @@ int qcom_cc_probe_by_index(struct platform_device *pdev, int index,
}
EXPORT_SYMBOL_GPL(qcom_cc_probe_by_index);
+int qcom_cc_runtime_init(struct platform_device *pdev,
+ struct qcom_cc_desc *desc)
+{
+ struct device *dev = &pdev->dev;
+ struct clk *clk;
+ int ret;
+
+ clk = clk_get_optional(dev, "iface");
+ if (IS_ERR(clk)) {
+ if (PTR_ERR(clk) != -EPROBE_DEFER)
+ dev_err(dev, "unable to get iface clock\n");
+ return PTR_ERR(clk);
+ }
+ clk_put(clk);
+
+ desc->path = of_icc_get(dev, NULL);
+ if (IS_ERR(desc->path)) {
+ if (PTR_ERR(desc->path) != -EPROBE_DEFER)
+ dev_err(dev, "error getting path\n");
+ return PTR_ERR(desc->path);
+ }
+
+ platform_set_drvdata(pdev, desc);
+ pm_runtime_enable(dev);
+
+ ret = pm_clk_create(dev);
+ if (ret)
+ goto disable_pm_runtime;
+
+ ret = pm_clk_add(dev, "iface");
+ if (ret < 0) {
+ dev_err(dev, "failed to acquire iface clock\n");
+ goto destroy_pm_clk;
+ }
+
+ return 0;
+
+destroy_pm_clk:
+ pm_clk_destroy(dev);
+
+disable_pm_runtime:
+ pm_runtime_disable(dev);
+ icc_put(desc->path);
+
+ return ret;
+}
+EXPORT_SYMBOL(qcom_cc_runtime_init);
+
+int qcom_cc_runtime_resume(struct device *dev)
+{
+ struct qcom_cc_desc *desc = dev_get_drvdata(dev);
+ int ret;
+
+ if (desc->path) {
+ ret = icc_set_bw(desc->path, 0, 1);
+ if (ret) {
+ dev_warn(dev, "%s: failed to vote bw\n", __func__);
+ return ret;
+ }
+ }
+
+ ret = pm_clk_resume(dev);
+ if (ret)
+ dev_warn(dev, "%s: failed to enable clocks\n", __func__);
+
+ return ret;
+}
+EXPORT_SYMBOL(qcom_cc_runtime_resume);
+
+int qcom_cc_runtime_suspend(struct device *dev)
+{
+ struct qcom_cc_desc *desc = dev_get_drvdata(dev);
+ int ret;
+
+ ret = pm_clk_suspend(dev);
+ if (ret)
+ dev_warn(dev, "%s: failed to disable clocks\n", __func__);
+
+ if (desc->path) {
+ ret = icc_set_bw(desc->path, 0, 0);
+ if (ret)
+ dev_warn(dev, "%s: failed to unvote bw\n", __func__);
+ }
+
+ return 0;
+}
+EXPORT_SYMBOL(qcom_cc_runtime_suspend);
+
MODULE_LICENSE("GPL v2");
diff --git a/drivers/clk/qcom/common.h b/drivers/clk/qcom/common.h
index bb39a7e106d8..e2a9dbd1529d 100644
--- a/drivers/clk/qcom/common.h
+++ b/drivers/clk/qcom/common.h
@@ -29,6 +29,7 @@ struct qcom_cc_desc {
size_t num_gdscs;
struct clk_hw **clk_hws;
size_t num_clk_hws;
+ struct icc_path *path;
};
/**
@@ -64,4 +65,9 @@ extern int qcom_cc_probe(struct platform_device *pdev,
extern int qcom_cc_probe_by_index(struct platform_device *pdev, int index,
const struct qcom_cc_desc *desc);
+int qcom_cc_runtime_init(struct platform_device *pdev,
+ struct qcom_cc_desc *desc);
+int qcom_cc_runtime_suspend(struct device *dev);
+int qcom_cc_runtime_resume(struct device *dev);
+
#endif
--
2.30.2
Powered by blists - more mailing lists