| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <CAPDyKFoJM4zzt_KskXLPqe6x6j4_-ftS0tc_C-mgJk2tC-pJSw@mail.gmail.com>
Date: Thu, 12 Aug 2021 13:45:49 +0200
From: Ulf Hansson <ulf.hansson@...aro.org>
To: Rajendra Nayak <rnayak@...eaurora.org>
Cc: Bjorn Andersson <bjorn.andersson@...aro.org>,
Viresh Kumar <viresh.kumar@...aro.org>,
Linux PM <linux-pm@...r.kernel.org>,
DTML <devicetree@...r.kernel.org>,
Linux Kernel Mailing List <linux-kernel@...r.kernel.org>,
linux-arm-msm <linux-arm-msm@...r.kernel.org>,
Stephen Boyd <swboyd@...omium.org>,
Roja Rani Yarubandi <rojay@...eaurora.org>,
Stephan Gerhold <stephan@...hold.net>,
Dmitry Osipenko <digetx@...il.com>
Subject: Re: [PATCH v7 3/3] arm64: dts: sc7180: Add required-opps for i2c
On Thu, 12 Aug 2021 at 13:27, Rajendra Nayak <rnayak@...eaurora.org> wrote:
>
> qup-i2c devices on sc7180 are clocked with a fixed clock (19.2 MHz)
> Though qup-i2c does not support DVFS, it still needs to vote for a
> performance state on 'CX' to satisfy the 19.2 Mhz clock frequency
> requirement.
>
> Use 'required-opps' to pass this information from
> device tree, and also add the power-domains property to specify
> the CX power-domain.
>
> Signed-off-by: Rajendra Nayak <rnayak@...eaurora.org>
> Reviewed-by: Stephen Boyd <swboyd@...omium.org>
Reviewed-by: Ulf Hansson <ulf.hansson@...aro.org>
Kind regards
Uffe
> ---
> arch/arm64/boot/dts/qcom/sc7180.dtsi | 24 ++++++++++++++++++++++++
> 1 file changed, 24 insertions(+)
>
> diff --git a/arch/arm64/boot/dts/qcom/sc7180.dtsi b/arch/arm64/boot/dts/qcom/sc7180.dtsi
> index 4721c15..c8921e2 100644
> --- a/arch/arm64/boot/dts/qcom/sc7180.dtsi
> +++ b/arch/arm64/boot/dts/qcom/sc7180.dtsi
> @@ -790,8 +790,10 @@
> <&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_QUP_0 0>,
> <&aggre1_noc MASTER_QUP_0 0 &mc_virt SLAVE_EBI1 0>;
> interconnect-names = "qup-core", "qup-config",
> "qup-memory";
> + power-domains = <&rpmhpd SC7180_CX>;
> + required-opps = <&rpmhpd_opp_low_svs>;
> status = "disabled";
> };
>
> spi0: spi@...000 {
> @@ -842,8 +844,10 @@
> <&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_QUP_0 0>,
> <&aggre1_noc MASTER_QUP_0 0 &mc_virt SLAVE_EBI1 0>;
> interconnect-names = "qup-core", "qup-config",
> "qup-memory";
> + power-domains = <&rpmhpd SC7180_CX>;
> + required-opps = <&rpmhpd_opp_low_svs>;
> status = "disabled";
> };
>
> spi1: spi@...000 {
> @@ -894,8 +898,10 @@
> <&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_QUP_0 0>,
> <&aggre1_noc MASTER_QUP_0 0 &mc_virt SLAVE_EBI1 0>;
> interconnect-names = "qup-core", "qup-config",
> "qup-memory";
> + power-domains = <&rpmhpd SC7180_CX>;
> + required-opps = <&rpmhpd_opp_low_svs>;
> status = "disabled";
> };
>
> uart2: serial@...000 {
> @@ -928,8 +934,10 @@
> <&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_QUP_0 0>,
> <&aggre1_noc MASTER_QUP_0 0 &mc_virt SLAVE_EBI1 0>;
> interconnect-names = "qup-core", "qup-config",
> "qup-memory";
> + power-domains = <&rpmhpd SC7180_CX>;
> + required-opps = <&rpmhpd_opp_low_svs>;
> status = "disabled";
> };
>
> spi3: spi@...000 {
> @@ -980,8 +988,10 @@
> <&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_QUP_0 0>,
> <&aggre1_noc MASTER_QUP_0 0 &mc_virt SLAVE_EBI1 0>;
> interconnect-names = "qup-core", "qup-config",
> "qup-memory";
> + power-domains = <&rpmhpd SC7180_CX>;
> + required-opps = <&rpmhpd_opp_low_svs>;
> status = "disabled";
> };
>
> uart4: serial@...000 {
> @@ -1014,8 +1024,10 @@
> <&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_QUP_0 0>,
> <&aggre1_noc MASTER_QUP_0 0 &mc_virt SLAVE_EBI1 0>;
> interconnect-names = "qup-core", "qup-config",
> "qup-memory";
> + power-domains = <&rpmhpd SC7180_CX>;
> + required-opps = <&rpmhpd_opp_low_svs>;
> status = "disabled";
> };
>
> spi5: spi@...000 {
> @@ -1079,8 +1091,10 @@
> <&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_QUP_1 0>,
> <&aggre2_noc MASTER_QUP_1 0 &mc_virt SLAVE_EBI1 0>;
> interconnect-names = "qup-core", "qup-config",
> "qup-memory";
> + power-domains = <&rpmhpd SC7180_CX>;
> + required-opps = <&rpmhpd_opp_low_svs>;
> status = "disabled";
> };
>
> spi6: spi@...000 {
> @@ -1131,8 +1145,10 @@
> <&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_QUP_1 0>,
> <&aggre2_noc MASTER_QUP_1 0 &mc_virt SLAVE_EBI1 0>;
> interconnect-names = "qup-core", "qup-config",
> "qup-memory";
> + power-domains = <&rpmhpd SC7180_CX>;
> + required-opps = <&rpmhpd_opp_low_svs>;
> status = "disabled";
> };
>
> uart7: serial@...000 {
> @@ -1165,8 +1181,10 @@
> <&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_QUP_1 0>,
> <&aggre2_noc MASTER_QUP_1 0 &mc_virt SLAVE_EBI1 0>;
> interconnect-names = "qup-core", "qup-config",
> "qup-memory";
> + power-domains = <&rpmhpd SC7180_CX>;
> + required-opps = <&rpmhpd_opp_low_svs>;
> status = "disabled";
> };
>
> spi8: spi@...000 {
> @@ -1217,8 +1235,10 @@
> <&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_QUP_1 0>,
> <&aggre2_noc MASTER_QUP_1 0 &mc_virt SLAVE_EBI1 0>;
> interconnect-names = "qup-core", "qup-config",
> "qup-memory";
> + power-domains = <&rpmhpd SC7180_CX>;
> + required-opps = <&rpmhpd_opp_low_svs>;
> status = "disabled";
> };
>
> uart9: serial@...000 {
> @@ -1251,8 +1271,10 @@
> <&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_QUP_1 0>,
> <&aggre2_noc MASTER_QUP_1 0 &mc_virt SLAVE_EBI1 0>;
> interconnect-names = "qup-core", "qup-config",
> "qup-memory";
> + power-domains = <&rpmhpd SC7180_CX>;
> + required-opps = <&rpmhpd_opp_low_svs>;
> status = "disabled";
> };
>
> spi10: spi@...000 {
> @@ -1303,8 +1325,10 @@
> <&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_QUP_1 0>,
> <&aggre2_noc MASTER_QUP_1 0 &mc_virt SLAVE_EBI1 0>;
> interconnect-names = "qup-core", "qup-config",
> "qup-memory";
> + power-domains = <&rpmhpd SC7180_CX>;
> + required-opps = <&rpmhpd_opp_low_svs>;
> status = "disabled";
> };
>
> spi11: spi@...000 {
> --
> QUALCOMM INDIA, on behalf of Qualcomm Innovation Center, Inc. is a member
> of Code Aurora Forum, hosted by The Linux Foundation
>
Powered by blists - more mailing lists