lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Message-ID: <163021379431.2676726.15668763072935534900@swboyd.mtv.corp.google.com> Date: Sat, 28 Aug 2021 22:09:54 -0700 From: Stephen Boyd <sboyd@...nel.org> To: Michael Turquette <mturquette@...libre.com>, Nobuhiro Iwamatsu <nobuhiro1.iwamatsu@...hiba.co.jp>, Rob Herring <robh+dt@...nel.org> Cc: linux-clk@...r.kernel.org, devicetree@...r.kernel.org, punit1.agrawal@...hiba.co.jp, yuji2.ishikawa@...hiba.co.jp, linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org, Nobuhiro Iwamatsu <nobuhiro1.iwamatsu@...hiba.co.jp> Subject: Re: [PATCH v4 1/4] dt-bindings: clock: Add DT bindings for PLL of Toshiba Visconti TMPV770x SoC Quoting Nobuhiro Iwamatsu (2021-08-04 02:22:41) > Add device tree bindings for PLL of Toshiba Visconti TMPV770x SoC series. > > Signed-off-by: Nobuhiro Iwamatsu <nobuhiro1.iwamatsu@...hiba.co.jp> > --- > .../clock/toshiba,tmpv770x-pipllct.yaml | 57 +++++++++++++++++++ > 1 file changed, 57 insertions(+) > create mode 100644 Documentation/devicetree/bindings/clock/toshiba,tmpv770x-pipllct.yaml > > diff --git a/Documentation/devicetree/bindings/clock/toshiba,tmpv770x-pipllct.yaml b/Documentation/devicetree/bindings/clock/toshiba,tmpv770x-pipllct.yaml > new file mode 100644 > index 000000000000..7b7300ce96d6 > --- /dev/null > +++ b/Documentation/devicetree/bindings/clock/toshiba,tmpv770x-pipllct.yaml > @@ -0,0 +1,57 @@ > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) > +%YAML 1.2 > +--- > +$id: http://devicetree.org/schemas/clock/toshiba,tmpv770x-pipllct.yaml# > +$schema: http://devicetree.org/meta-schemas/core.yaml# > + > +title: Toshiba Visconti5 TMPV770X PLL Controller Device Tree Bindings > + > +maintainers: > + - Nobuhiro Iwamatsu <nobuhiro1.iwamatsu@...hiba.co.jp> > + > +description: > + Toshia Visconti5 PLL controller which supports the PLLs on TMPV770X. > + > +properties: > + compatible: > + const: toshiba,tmpv7708-pipllct > + > + reg: > + maxItems: 1 > + > + '#clock-cells': > + const: 1 > + > + clocks: > + description: External reference clock (OSC2) > + maxItems: 1 > + > +required: > + - compatible > + - reg > + - "#clock-cells" > + - clocks > + > +additionalProperties: false > + > +examples: > + - | > + > + osc2_clk: osc2-clk { > + compatible = "fixed-clock"; > + clock-frequency = <20000000>; > + #clock-cells = <0>; > + }; > + > + soc { > + #address-cells = <2>; > + #size-cells = <2>; > + > + pipllct: clock-controller@...20000 { > + compatible = "toshiba,tmpv7708-pipllct"; The driver makes it look like this is actually part of a syscon node. Is that right? It's not clear to me that this is a syscon. But then looking at the binding it seems that one device has been split up into PLL and "not PLL" parts sort of arbitrarily. > + reg = <0 0x24220000 0 0x820>; > + #clock-cells = <1>; > + clocks = <&osc2_clk>; > + }; > + }; > +...
Powered by blists - more mailing lists