lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Thu, 23 Sep 2021 11:59:32 -0500 From: Rob Herring <robh@...nel.org> To: Krzysztof Kozlowski <krzysztof.kozlowski@...onical.com> Cc: Zong Li <zong.li@...ive.com>, Albert Ou <aou@...s.berkeley.edu>, linux-kernel@...r.kernel.org, linux-riscv@...ts.infradead.org, linux-clk@...r.kernel.org, Rob Herring <robh+dt@...nel.org>, devicetree@...r.kernel.org, Michael Turquette <mturquette@...libre.com>, Paul Walmsley <paul.walmsley@...ive.com>, Stephen Boyd <sboyd@...nel.org>, Palmer Dabbelt <palmer@...belt.com> Subject: Re: [PATCH] dt-bindings: clock: fu740-prci: add reset-cells On Mon, 20 Sep 2021 16:49:44 +0200, Krzysztof Kozlowski wrote: > The SiFive FU740 Power Reset Clock Interrupt Controller is a reset line > provider so add respective reset-cells property to fix: > > arch/riscv/boot/dts/sifive/hifive-unmatched-a00.dt.yaml: clock-controller@...00000: > '#reset-cells' does not match any of the regexes: 'pinctrl-[0-9]+' > > Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@...onical.com> > --- > .../devicetree/bindings/clock/sifive/fu740-prci.yaml | 4 ++++ > 1 file changed, 4 insertions(+) > Reviewed-by: Rob Herring <robh@...nel.org>
Powered by blists - more mailing lists