[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20210929181033.gzxolndj44cyezwz@notapiano>
Date: Wed, 29 Sep 2021 15:10:33 -0300
From: Nícolas F. R. A. Prado
<nfraprado@...labora.com>
To: Brian Norris <briannorris@...omium.org>
Cc: Heiko Stübner <heiko@...ech.de>,
linux-kernel@...r.kernel.org, dri-devel@...ts.freedesktop.org,
linux-rockchip@...ts.infradead.org,
Sandy Huang <hjc@...k-chips.com>,
Chen-Yu Tsai <wenst@...omium.org>,
Thomas Hebb <tommyhebb@...il.com>
Subject: Re: [PATCH v3 4/4] drm/rockchip: dsi: Disable PLL clock on bind error
On Tue, Sep 28, 2021 at 02:35:52PM -0700, Brian Norris wrote:
> Fix some error handling here noticed in review of other changes.
>
> Fixes: 2d4f7bdafd70 ("drm/rockchip: dsi: migrate to use dw-mipi-dsi bridge driver")
> Signed-off-by: Brian Norris <briannorris@...omium.org>
> Reported-by: Chen-Yu Tsai <wenst@...omium.org>
> Reviewed-by: Chen-Yu Tsai <wenst@...omium.org>
Tested-by: Nícolas F. R. A. Prado <nfraprado@...labora.com>
Powered by blists - more mailing lists