lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Mon, 18 Oct 2021 00:48:26 +0300 From: Iskren Chernev <iskren.chernev@...il.com> To: Shawn Guo <shawn.guo@...aro.org>, Stephen Boyd <sboyd@...nel.org> Cc: Bjorn Andersson <bjorn.andersson@...aro.org>, linux-arm-msm@...r.kernel.org, linux-clk@...r.kernel.org, linux-kernel@...r.kernel.org Subject: Re: [PATCH] clk: qcom: gcc-sm6115: Fix offset for hlos1_vote_turing_mmu_tbu0_gdsc On 9/19/21 05:23, Shawn Guo wrote: > It looks that the offset 0x7d060 is a copy & paste from above > hlos1_vote_turing_mmu_tbu1_gdsc. Correct it to 0x7d07c as per > downstream kernel. You're right, 0x7d07c is the right offset, my bad. > Fixes: cbe63bfdc54f ("clk: qcom: Add Global Clock controller (GCC) driver for SM6115") > Signed-off-by: Shawn Guo <shawn.guo@...aro.org> > --- > drivers/clk/qcom/gcc-sm6115.c | 2 +- > 1 file changed, 1 insertion(+), 1 deletion(-) > > diff --git a/drivers/clk/qcom/gcc-sm6115.c b/drivers/clk/qcom/gcc-sm6115.c > index bc09736ece76..68fe9f6f0d2f 100644 > --- a/drivers/clk/qcom/gcc-sm6115.c > +++ b/drivers/clk/qcom/gcc-sm6115.c > @@ -3242,7 +3242,7 @@ static struct gdsc hlos1_vote_turing_mmu_tbu1_gdsc = { > }; > > static struct gdsc hlos1_vote_turing_mmu_tbu0_gdsc = { > - .gdscr = 0x7d060, > + .gdscr = 0x7d07c, > .pd = { > .name = "hlos1_vote_turing_mmu_tbu0", > }, > Acked-by: Iskren Chernev <iskren.chernev@...il.com>
Powered by blists - more mailing lists